We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 9435

9.1i FPGA Editor - FPGA_EDITOR reports one of the Virtex-E CLKDLL outputs as "CLK2x90". (It should be CLK2X180.)


FPGA Editor reports one of the Virtex-E DLL outputs as CLK2X90; however, this output pin should be CLK2X180.


This is an error in FPGA Editor. When the CLK2X180 symbol is used as an output of a CLKDLLE primitive, FPGA Editor will report that the output is called "CLK2X90." This is a visual problem only; the output is not CLK2X90 (90 degrees of phase shift), but is, in fact, CLK2X180 (180 degrees of phase shift).

AR# 9435
日付 05/14/2014
ステータス アーカイブ
タイプ 一般