UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 9451

Virtex/Virtex-E, DLL - What happens when the input clock period drifts beyond the maximum tolerance?

説明

In the Virtex-E data sheet, the input clock period tolerance is listed as 1 ns. What happens when the input clock period drifts more than this tolerance specification?

ソリューション

According to (Xilinx XAPP132), the DLL operates correctly up to the maximum period drift of 1 ns. If the input period drifts beyond this specification, the DLL will produce an unreliable lock signal and unreliable output clock. To recover from this condition, the DLL must be manually reset. Refer to (Xilinx XAPP132) for more information on using the RST pin of the DLL.

AR# 9451
作成日 08/21/2007
最終更新日 05/14/2014
ステータス アーカイブ
タイプ 一般