UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 9470

Virtex/-E - Will the CLKDLL keep its lock if the input clock duty cycle changes but the period remains the same?

説明

Will the CLKDLL keep its lock if the input clock duty cycle changes but the period remains the same?

ソリューション

Yes, the CLKDLL will stay locked in this circumstance. The DLL looks only at the positive edge of the clock, so the duty cycle of the clock is not a concern. As long as the period does not change, it will stay locked.

AR# 9470
作成日 08/21/2007
最終更新日 05/14/2014
ステータス アーカイブ
タイプ 一般