UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 9665

1.0 eProduct - What is the flow for simulation with VHDL Coregen and Schematic?

説明

General Description : 

How do I perform timing simulation in Innoveda's 

EProduct Designer?

ソリューション

The flow for simulation for your schematic with VHDL coregen is as follows: 

 

1. Generate the edif netlist from the schematic. 

2. For function simulation: 

2a. See solution 4318 at  

http://support.xilinx.com/techdocs/4318.htm
 

3. For timing simulation: 

3a. Open the Xilinx Design Manager 

3b. Under the simulation options generate a time_sim.edf 

From the Design Manager 

Design->Options->Edit Options 

(simulation options under the heading "Program Options") 

Simulation Data Options = EDIF (this will produce time_sim.edf) 

 

4. Run NGDBuild 

5. Run Map 

6. Run Par 

7. Run Timing 

7a. At this point, time_sim.edf will be produced. 

 

8. These are the same steps for a functional simulation; see  

http://support.xilinx.com/techdocs/4318.htm
At the command line run  

"edifneto -l xilinx time_sim.edf" 

"ngdbuild -p <part> time_sim.edf" 

"ngd2vhdl time_sim.ngd" 

 

9. At this point, a VHDL file will be produced that can be simulated. 

10. Open Speedwave 

11. File->Analyze VHDL Design 

11a. Create a project and simprim directory 

11b. Add the source file 

11c. Add the simprim files (simprim_VITAL.vhd,  

simprim_Vcomponenets.vhd, and  

simprim_Vpackage.vhd) 

11d. Save the project 

11e. Compile the simprim library, then the source file 

 

12. At this point, you should be able to load the design  

SpeedWave.

AR# 9665
作成日 08/21/2007
最終更新日 03/04/2014
ステータス アーカイブ
タイプ 一般