UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 9851

SIMPRIM, Timing Simulation - Does timing simulation include I/O delays for various capacitive loading values?

説明

General Description: 

Does Xilinx produce timing simulation information for various I/O standards and capacitive loading?

ソリューション

All Xilinx timing information uses a default capacitive loading value. This value varies depending on the I/O standard used, but is typically 0pF. For specific I/O standards, please refer to the appropriate data sheet at: 

http://www.xilinx.com/partinfo/databook.htm
 

However, if a different capacitive load value is used, you must adjust the I/O timing to take this into account. Please refer to (Xilinx Answer 17720) for more information.

AR# 9851
作成日 08/21/2007
最終更新日 05/14/2014
ステータス アーカイブ
タイプ 一般