UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 9919

3.1i NGDBuild- ERROR:NgdBuild:467 - output pad net 'xx' has an illegal buffer

説明

Keywords: Project Navigator, ngdbuild, driver

Urgency: Standard

General Description:
Several macros included in the Xilinx Unified Library contain output
buffers (OBUF). When a user connects one of these macro outputs to
an OBUF, the following error occurs:

ERROR:NgdBuild:467 - output pad net 'XX' has an illegal buffer

ソリューション

1

Remove the OBUF connected to the macro. Refer to the Xilinx Libraries Guide
for a complete list of macros containing OBUFs.

2

If you are instantiating buffers in your HDL code (e.g., Select I/O buffers), ensure
that the synthesis tool is not inserting redundant I/O buffers.

Foundation ISE:
Right-click on "Synthesize" in the "Processes" window and select "Properties."

FPGA Express:
Deselect "Insert I/O Pads."

XST:
Deselect "Add I/O Buffers" under "Xililnx Specific Options."

Foundation:
Open your design in stand-alone FPGA Express and select the top level
design file from the list window at the top of the GUI. This will bring up a
window in which you can select "Do Not Insert I/O Pads" and re-synthesize.

To open your design in stand-alone FPGA Express:
1. Open the program via Start -> Programs -> Foundation -> Accessories -> FPGA Express
2. Your project is located in C:\my_proj\my_proj\my_proj.exp

3

This error may also be caused in Foundation ISE when instantiating cores in
Verilog. No Xilinx cores should contain IBUF or OBUF, but if you
synthesize a core's wrapper file, the synthesis tool will optimize out the core
and leave buffers on the outputs. This will cause the above error due to the
doubling up of the output buffers. The solution is to regenerate the core .edn
file and synthesize the top level design module rather than the core wrapper.
AR# 9919
作成日 08/14/2000
最終更新日 12/07/2004
ステータス アーカイブ
タイプ 一般