UPGRADE YOUR BROWSER

We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 9935

3.1i Foundation ISE - ERROR : (VHP__0855). top.vhf Line 57. An index of the formal port q of fd16ce is missing in instantiation.

説明

Keywords: ECS, macro, Project Navigator, ISE, VHP__0900

Urgency: Standard

General Description:
Project Navigator allows the instantiation of Xilinx Unified Library
macros in the VHDL/Verilog of the Schematic source. If the port
map is incorrect or not all pins are correctly connected, the following
errors are issued during synthesis:

XST --

ERROR : (VHP__0855). top.vhf Line 57. An index of the formal port q
of fd16ce is missing in instantiation.
ERROR : (VHP__0900). top.vhf Line 83. The label i4 is not declared.

FPGA Express --

Error: The entity 'TOP' depends on the package 'COMPONENTS'
which has been analyzed more recently. Please re-analyze the
source file for 'TOP' and try again. (LBR-28)

ソリューション

VHDL or Verilog:

Verify the port map for the declaration and instantion. Check bit
widths and pin names.

Schematic:

Verify that all pins on the macro are connected. Verify that the nets
are correctly labeled with the corresponding bit width.
AR# 9935
作成日 08/15/2000
最終更新日 01/15/2003
ステータス アーカイブ
タイプ 一般