Zynq 7000 SoCs or 7 Series FPGAs Isolation Design Flow Lab (Vivado Design Suite) (XAPP1256)

Document ID: XAPP1256
Release Date: 2023-12-21
Revision: 1.3 English

Summary
Introduction
Lab Design Overview
Install Reference Design Files into Target Directories
Creating a Vivado IP Integrator Project
Project Entry in Vivado
Vivado Project Creation
Launch the Vivado IDE
Building the IP Integrator Project
Creating an IP Integrator Block Design
Design Elaboration
Open the Elaborated Design
Design Synthesis
Synthesis Process
Launch Synthesis
Floorplanning the System
Floorplan Process
Running VIV Against the Floorplan
Constraint Checking (VIV - Constraints)
Verifying the Floorplan with VIV
Enabling VIV DRC Checks
Implementing the Design
Generating and Running an Implementation
Implementing the Design
Routing Resources View (Comments on the Mode)
Verifying the Routed Design with VIV
Final Isolation Verification (VIV - Implementation)
Verifying the Implemented Design with VIV
Enabling VIV DRC Checks
Conclusion
Reference Design Files
References
Revision History
Please Read: Important Legal Notices

Back to home page