






PSUs and Config Prom



Info only




Title **MIPI D-PHY (Unidirectional) FMC**

Size: A4	Number:	Revision: 2.0
Date: 23/01/2014	Time: 10:52:21	Sheet 1 of 13

Xilinx Automotive




HR Banks - to FMC Connector




XC7K70T-3FBG484E

HR BANK



XC7K70T-3FBG484E

HR BANK



Title **MIPI D-PHY (Unidirectional) FMC**

Size: A4

Number:

Revision: 2.0

Date: 23/01/2014


Time: 10:52:21

Sheet 2 of 13

Xilinx Automotive




HP BANKs to MIPI PHY Circuits




XC7K70T-3FBG484E

HP BANK



XC7K70T-3FBG484E

HP BANK




Title **MIPI D-PHY (Unidirectional) FMC**

Size: A4 Number: Revision: 2.0


Date: 23/01/2014 Time: 10:52:21 Sheet 3 of 13

Xilinx Automotive






HR BANK



HR BANK



CONFIG

Title **MIPI D-PHY (Unidirectional) FMC**

Size: A4 Number: Revision: 2.0
 Date: 23/01/2014 Time: 10:52:21 Sheet 4 of 13

Xilinx Automotive






1


2

3

4



HP Banks must be set @ 1V8 for LVDS operation



Title **MIPI D-PHY (Unidirectional) FMC**

Size: A4 Number: Revision: 2.0

Date: 23/01/2014 Time: 10:52:21 Sheet 5 of 13

Xilinx Automotive







1

2

3

4

COMPATIBLE RX DATA LANES 0-7



LANE 4

Title **MIPI D-PHY (Unidirectional) FMC**

Size: A4

Number:

Revision: 2.0

Date: 23/01/2014

Time: 10:52:21

Sheet 6 of 13

Xilinx Automotive



LANE 0

HS_Compatible_RX_0_N

GND

R152 0R DNF

R10 1% 75R

R155 1% 75R

HS_Compatible_RX_0_P

HS Lines 100R Differential

LP_Compatible_RX_0_N

LP_Compatible_RX_0_P

LP - single ended

50R SE

R13 100R 1%

R16 100R 1%

R6 0R DNF

R119 0R

MD0_N

R133 0R DNF









R177 0R

MD0_P

CN4 MMCX Jack

CN7 MMCX Jack




GND



Xilinx Automotive





COMPATIBLE RX CLK LANES



COMPATIBLE RX CLK LANES - HR Bank

COMPATIBLE RX CLK LANES - HP Banks

COMPATIBLE TX DATA LANES 0-3 + CLK



Title **MIPI D-PHY (Unidirectional) FMC**

Size: A4

Number:

Revision: 2.0

Date: 23/01/2014

Time: 10:52:21

Sheet 8 of 13

Xilinx Automotive



1

2

3

4

A

B

C


D

A

B

C

D



FMC (LPC) Connector




Title **MIPI D-PHY (Unidirectional) FMC**

Size: A4 Number: Revision: 2.0
 Date: 23/01/2014 Time: 10:52:21 Sheet 9 of 13


Xilinx Automotive




Demo Support Circuitry




App Header 2



Dev Header



System Diagram - info only




This page includes circuitry to allow adaption to NW logic's D-PHY MIPI solution.

Title **MIPI D-PHY (Unidirectional) FMC Board**


Size: A4 Number: Revision: 2.0
Date: 23/01/2014 Time: 10:52:21 Sheet 10 of 13

Xilinx Automotive





Imager Module Interface



Title **MIPI D-PHY (Unidirectional) FMC**

Size: A4 Number: Revision: 2.0

Date: 23/01/2014 Time: 10:52:21 Sheet 12 of 13

Xilinx Automotive

