Xilinx loopback simulation model

The schematic below contains the simulation of the Xilinx transmitter looped back to the Xilinx receiver.