




MGT CHARACTERIZATION BOARD FOR V5
AFXII COMPATIBLE



		SCH P/N 0381235	
		ART P/N 0531594	
		FAB P/N 1280406	
Title: SCHEM, ROHS COMPLIANT, ML521 V5 FF665 MGT CHAR BLOCK DIAGRAM			
Date: 12-22-2006_11:36		Ver: B	
Sheet Size: B		Rev: 01	
Sheet 1	of 20	Drawn By PATRICK J.	




XILINX


SCH P/N 0381235
 ART P/N 0531594
 FAB P/N 1280406





Title: SCHEM, ROHS COMPLIANT, ML521 V5 FF665 MGT CHAR

SYSTEM ACE/UART/CONFIGURATION PINS

Date: 12-15-2006_18:48	Ver: B
Sheet Size: B	Rev: 01
Sheet 2 of 20	Drawn By PATRICK J.



		SCH P/N	0381235
		ART P/N	0531594
		FAB P/N	1280406
Title: SCHEM, ROHS COMPLIANT, ML521 V5 FF665 MGT CHAR MGT'S 116 & 118			
Date:	12-15-2006_18:48	Ver:	B
Sheet Size:	B	Rev:	01
Sheet	3 of 20	Drawn By	PATRICK J.




XILINX

SCH P/N 0381235
 ART P/N 0531594
 FAB P/N 1280406

Title: SCHEM, ROHS COMPLIANT, ML521 V5 FF665 MGT CHAR
MGT'S 112 & 114

Date: 12-15-2006_18:48	Ver: B
Sheet Size: B	Rev: 01
Sheet 4 of 20	Drawn By PATRICK J.







XILINX


SCH_P/N 0381227
 ART_P/N 0531585
 FAB_P/N 1280397

Title:
 SCHEM, ROHS COMPLIANT, ML521 V5 FF665 MGT CHAR
FPGA POWER SUPPLY

Date: 12-15-2006_18:48	Ver: B
Sheet Size: B	Rev: 01
Sheet 5 of 20	Drawn By PATRICK J.



		SCH P/N 0381235
		ART P/N 0531594
		FAB P/N 1280406
Title: SCHEM, ROHS COMPLIANT, ML521 V5 FF665 MGT CHAR		
AFX2_CON P15-P18		
Date: 12-15-2006_18:48	Ver: B	
Sheet Size: B	Rev: 01	
Sheet 6 of 20	Drawn By PATRICK J.	






XILINX

SCH P/N 0381235
 ART P/N 0531594
 FAB P/N 1280406

Title: SCHEM, ROHS COMPLIANT, ML521 V5 FF665 MGT CHAR
AFX2_CON P11-P14

Date: 12-15-2006_18:47 Ver: B
 Sheet Size: B Rev: 01
 Sheet 7 of 20 Drawn By PATRICK J.











XILINX



SCH P/N 0381235
ART P/N 0531594
FAB P/N 1280406

Title: SCHEM, ROHS COMPLIANT, ML521 V5 FF665 MGT CHAR
AFX2_CON P7-P10

Date: 12-15-2006_18:47	Ver: B
Sheet Size: B	Rev: 01
Sheet 8 of 20	Drawn By PATRICK J.




POWER SUPPLY MODULE



JUMPER ON FOR AFXII DCPS POWER FOR MGT'S
 JUMPER OFF FOR ON BOARD REGULATION

		SCH_P/N 0381227	
		ART_P/N 0531585	
		FAB P/N 1280397	
Title: SCHEM, ROHS COMPLIANT, ML521 V5 FF665 MGT CHAR MGT'S POWER SUPPLY			
Date: 12-15-2006_18:52		Ver: B	
Sheet Size: B		Rev: 01	
Sheet 9 of 20		Drawn By PATRICK J.	



DDR2 BGA (32Mx16)

DDR2 BGA (32Mx16)

DDR2 DATA TO FPGA




DIFF CLK TERMINATION

PLACE ON EACH SIDE OF MEMORY

SERIES TERMINATION PLACE CLOSE TO MEMORY

SERIES TERMINATION PLACE CLOSE TO MEMORY

		SCH P/N 0381235
Title: SCHEM, ROHS COMPLIANT, ML521 V5 FF665 MGT CHAR DDR2 MEMORY INTERFACE 64 MB		ART P/N 0531594
Date: 12-15-2006_18:47	Ver: B	FAB P/N 1280406
Sheet Size: B	Rev: 01	
Sheet 10 of 20	Drawn By	PATRICK J.






Title: SCHEM, ROHS COMPLIANT, ML521 V5 FF665 MGT CHAR		SCH P/N 0381235
DDR2 MEMORY INTERFACE 64 MB		ART P/N 0531594
Date: 12-15-2006_18:47		Ver: B
Sheet Size: B		Rev: 01
Sheet 11	of 20	Drawn By PATRICK J.

NOTE:

DCI IS NOT REQUIRED
 WILL USE EXTERNAL SERIES TERMINATION
 VREF PINS ARE TIED TO VREF TERMINATION
 CHECK TO SEE IF CC PINS ARE CAPABLE
 OF DRIVING DIFFERENTIAL CLOCKS

DDR CLK OPTIONS NOMINAL, LONG



FF665 BANK11

11	DDR-A11	E25	IO_L0N_11
11	DDR-A12	E26	IO_L0P_11
11	DDR-DQS6#	L22	IO_L10N_CC_SM7_11
11	DDR-DQS6	L23	IO_L10P_CC_SM7_11
11	DDR-A5	N21	IO_L11N_CC_SM6_11
11	DDR-A6	M21	IO_L11P_CC_SM6_11
11	DDR-A7	J24	IO_L12N_VRP_11
11	DDR-A8	H24	IO_L12P_VRN_11
11	DDR-A9	J26	IO_L13N_11
11	DDR-A10	J25	IO_L13P_11
10,11,12	VTT_REF	L25	IO_L14N_VREF_11
11	DDR-A0	K26	IO_L14P_11
11	DDR-A1	K25	IO_L15N_SM5_11
11	DDR-A2	L24	IO_L15P_SM5_11
12	DDR-CK1N-R	M26	IO_L16N_SM4_11
12	DDR-CK1P-R	N26	IO_L16P_SM4_11
11	DDR-A3	M24	IO_L17N_SM3_11
11	DDR-DQM6	M25	IO_L17P_SM3_11
11	DDR-D48	N23	IO_L18N_SM2_11
11	DDR-D49	N24	IO_L18P_SM2_11
11	DDR-D50	M22	IO_L19N_SM1_11
11	DDR-D51	N22	IO_L19P_SM1_11
11	DDR-D52	G26	IO_L1N_11
11	DDR-D53	F25	IO_L1P_11
11	DDR-D54	G25	IO_L2N_11
11	DDR-D55	H26	IO_L2P_11
10	DDR-D24	G24	IO_L3N_11
10	DDR-D25	F24	IO_L3P_11
10,11,12	VTT_REF	E22	IO_L4N_VREF_11
10	DDR-D26	E23	IO_L4P_11
10	DDR-D27	F22	IO_L5N_11
10	DDR-D28	F23	IO_L5P_11
12	DDR-CKOP-R	H22	IO_L6N_11
12	DDR-CKOP-R	G22	IO_L6P_11
10	DDR-D29	J23	IO_L7N_11
10	DDR-DQM3	H23	IO_L7P_11
10	DDR-DQS3#	K21	IO_L8N_CC_11
10	DDR-DQS3	J21	IO_L8P_CC_11
10	DDR-D30	K23	IO_L9N_CC_11
10	DDR-D31	K22	IO_L9P_CC_11

FF665

FF665 BANK15

10	DDR-D0	C14	IO_L0N_15
10	DDR-D1	C13	IO_L0P_15
10	DDR-DQS0#	D20	IO_L10N_CC_15
10	DDR-DQS0	D21	IO_L10P_CC_15
10	DDR-DQS1#	C21	IO_L11N_CC_15
10	DDR-DQS1	B21	IO_L11P_CC_15
10	DDR-D2	C22	IO_L12N_VRP_15
10	DDR-D3	D23	IO_L12P_VRN_15
10	DDR-D4	A22	IO_L13N_15
10	DDR-D5	B22	IO_L13P_15
10	VTT_REF	A24	IO_L14N_VREF_15
10,11,12	DDR-DQM0	A23	IO_L14P_15
10	DDR-D6	C23	IO_L15N_15
10	DDR-D7	B24	IO_L15P_15
10	DDR-D8	C24	IO_L16N_15
10	DDR-D9	D24	IO_L16P_15
10	DDR-D10	A25	IO_L17N_15
10	DDR-D11	B25	IO_L17P_15
10	DDR-D12	C26	IO_L18N_15
10	DDR-D13	B26	IO_L18P_15
10	DDR-D14	D25	IO_L19N_15
10	DDR-D15	D26	IO_L19P_15
10	DDR-DQM1	A13	IO_L1N_15
10	DDR-D16	B14	IO_L1P_15
10	DDR-D17	A15	IO_L2N_15
10	DDR-D18	A14	IO_L2P_15
10	DDR-D19	C16	IO_L3N_15
10	DDR-D20	B15	IO_L3P_15
10,11,12	VTT_REF	C17	IO_L4N_VREF_15
10	DDR-D21	B16	IO_L4P_15
10	DDR-D22	A17	IO_L5N_15
10	DDR-D23	B17	IO_L5P_15
10	DDR-DQM2	A15	IO_L6N_15
10,11	DDR-RAS#	A18	IO_L6P_15
10,11	DDR-CAS#	C18	IO_L7N_15
10,11	DDR-BA1	B19	IO_L7P_15
10,11	DDR-CKE	B20	IO_L8N_CC_15
10,11	DDR-ODT	A20	IO_L8P_CC_15
10	DDR-DQS2#	D15	IO_L9N_CC_15
10	DDR-DQS2	C15	IO_L9P_CC_15

FF665

FF665 BANK17

10,11	DDR-BA0	AD26	IO_L0N_17
10,11	DDR-WE#	AD20	IO_L0P_17
10,11	DDR-CS#	AD19	IO_L10N_CC_17
10,11	DDR-DQS5#	AD21	IO_L10P_CC_17
11	DDR-DQS5	AC21	IO_L11N_CC_17
11	DDR-A4	AF18	IO_L11P_CC_17
11	DDR-D40	AF19	IO_L12N_VRP_17
11	DDR-D41	AD18	IO_L12P_VRN_17
11	DDR-D42	AE18	IO_L13N_17
10,11,12	VTT_REF	AF17	IO_L14N_VREF_17
11	DDR-DQM5	AE17	IO_L14P_17
11	DDR-D43	AD16	IO_L15N_17
11	DDR-D44	AE16	IO_L15P_17
11	DDR-D45	AE15	IO_L16N_17
11	DDR-D46	AD15	IO_L16P_17
11	DDR-D47	AF14	IO_L17N_17
11	DDR-D32	AF15	IO_L17P_17
11	DDR-D33	AE13	IO_L18N_17
11	DDR-D34	AF13	IO_L18P_17
11	DDR-DQM4	AD14	IO_L19N_17
11	DDR-D35	AD13	IO_L19P_17
11	DDR-D36	AD24	IO_L1N_17
11	DDR-D37	AD25	IO_L1P_17
11	DDR-D38	AE26	IO_L2N_17
11	DDR-D39	AE25	IO_L2P_17
11	DDR-D56	AF24	IO_L3N_17
11	DDR-D57	AF25	IO_L3P_17
10,11,12	VTT_REF	AE23	IO_L4N_VREF_17
11	DDR-D58	AF23	IO_L4P_17
11	DDR-D59	AD23	IO_L5N_17
11	DDR-D60	AE22	IO_L5P_17
11	DDR-D61	AC23	IO_L6N_17
11	DDR-D62	AC24	IO_L6P_17
11	DDR-D63	AB22	IO_L7N_17
11	DDR-DQM7	AC22	IO_L7P_17
11	DDR-DQS4#	AE21	IO_L8N_CC_17
11	DDR-DQS4	AF22	IO_L8P_CC_17
11	DDR-DQS7#	AE20	IO_L9N_CC_17
11	DDR-DQS7	AF20	IO_L9P_CC_17









FF665



SCH P/N 0381235
 ART P/N 0531594
 FAB P/N 1280406

Title: SCHEM, ROHS COMPLIANT, ML521 V5 FF665 MGT CHAR
DDR2 MEMORY INTERFACE FPGA SIDE


Date: 12-15-2006_18:47	Ver: B
Sheet Size: B	Rev: 01
Sheet 12 of 20	Drawn By PATRICK J.





XILINX SCH P/N 0381235
 ART P/N 0531594
 FAB P/N 1280406

Title: SCHEM, ROHS COMPLIANT, ML521 V5 FF665 MGT CHAR
XGI INTERFACE & GLOBAL CLOCKS

Date: 12-22-2006_11:36 Ver: B
 Sheet Size: B Rev: 01
 Sheet 13 of 20 Drawn By PATRICK J.






		SCH P/N	0381235
		ART P/N	0531594
		FAB P/N	1280406
Title: SCHEM, ROHS COMPLIANT, ML521 V5 FF665 MGT CHAR LEDS AND USER JUMPERS			
Date: 12-15-2006_18:47		Ver: B	
Sheet Size: B		Rev: 01	
Sheet 14 of 20		Drawn By PATRICK J.	



SCH P/N 0381235
ART P/N 0531594
FAB P/N 1280406

Title: SCHEM, ROHS COMPLIANT, ML521 V5 FF665 MGT CHAR
FPGA_BANKS [0-4]


Date: 12-15-2006_18:47 Ver: B
Sheet Size: B Rev: 01
Sheet 15 of 20 Drawn By PATRICK J.





SCH P/N 0381235
ART P/N 0531594
FAB P/N 1280406

Title: SCHEM, ROHS COMPLIANT, ML521 V5 FF665 MGT CHAR
FPGA_BANKS [12,13 & 16]

Date: 12-15-2006_18:47	Ver: B
Sheet Size: B	Rev: 01
Sheet 16 of 20	Drawn By PATRICK J.




		SCH P/N	0381235
		ART P/N	0531594
		FAB P/N	1280406
Title: SCHEM, ROHS COMPLIANT, ML521 V5 FF665 MGT CHAR FPGA_BANKS [18]			
Date:	12-15-2006_18:47	Ver:	B
Sheet Size:	B	Rev:	01
Sheet	17 of 20	Drawn By	PATRICK J.




SCH P/N 0381235
 ART P/N 0531594
 FAB P/N 1280406

Title: SCHEM, ROHS COMPLIANT, ML521 V5 FF665 MGT CHAR
CAPACITIVE LOADS


Date: 12-15-2006_18:47	Ver: B
Sheet Size: B	Rev: 01
Sheet 18 of 20	Drawn By PATRICK J.




FF665



FF665



FF665




FF665



SCH P/N 0381235
ART P/N 0531594
FAB P/N 1280406

Title: SCHEM, ROHS COMPLIANT, ML521 V5 FF665 MGT CHAR
FPGA PWR/GND

Date: 12-15-2006_18:47	Ver: B
Sheet Size: B	Rev: 01
Sheet 19 of 20	Drawn By PATRICK J.



SCH P/N 0381235
 ART P/N 0531594
 FAB P/N 1280406

Title: SCHEM, ROHS COMPLIANT, ML521 V5 FF665 MGT CHAR
FPGA_DECOUPLING NETWORK

Date: 12-15-2006_18:47	Ver: B
Sheet Size: B	Rev: 01
Sheet 20 of 20	Drawn By PATRICK J.