

PHY Daughter Card User Guide

*For ML32x Development
Platforms*

UG065 (v1.0) P/N 0402279 May 5, 2004





"Xilinx" and the Xilinx logo shown above are registered trademarks of Xilinx, Inc. Any rights not expressly granted herein are reserved. CoolRunner, RocketChips, Rocket IP, Spartan, StateBENCH, StateCAD, Virtex, XACT, XC2064, XC3090, XC4005, and XC5210 are registered trademarks of Xilinx, Inc.



The shadow X shown above is a trademark of Xilinx, Inc.

ACE Controller, ACE Flash, A.K.A. Speed, Alliance Series, AllianceCORE, Bencher, ChipScope, Configurable Logic Cell, CORE Generator, CoreLINUX, Dual Block, EZTag, Fast CLK, Fast CONNECT, Fast FLASH, FastMap, Fast Zero Power, Foundation, Gigabit Speeds...and Beyond!, HardWire, HDL Bencher, IRL, J Drive, JBits, LCA, LogiBLOX, Logic Cell, LogiCORE, LogicProfessor, MicroBlaze, MicroVia, MultiLINUX, NanoBlaze, PicoBlaze, PLUSASM, PowerGuide, PowerMaze, QPro, Real-PCI, RocketIO, SelectIO, SelectRAM, SelectRAM+, Silicon Xpresso, Smartguide, Smart-IP, SmartSearch, SMARTswitch, System ACE, Testbench In A Minute, TrueMap, UIM, VectorMaze, VersaBlock, VersaRing, Virtex-II Pro, Virtex-II EasyPath, Wave Table, WebFITTER, WebPACK, WebPOWERED, XABEL, XACT-Floorplanner, XACT-Performance, XACTstep Advanced, XACTstep Foundry, XAM, XAPP, X-BLOX +, XC designated products, XChecker, XDM, XEPLD, Xilinx Foundation Series, Xilinx XDTV, Xinfo, XSI, XtremeDSP and ZERO+ are trademarks of Xilinx, Inc.

The Programmable Logic Company is a service mark of Xilinx, Inc.

All other trademarks are the property of their respective owners.

Xilinx, Inc. does not assume any liability arising out of the application or use of any product described or shown herein; nor does it convey any license under its patents, copyrights, or maskwork rights or any rights of others. Xilinx, Inc. reserves the right to make changes, at any time, in order to improve reliability, function or design and to supply the best product possible. Xilinx, Inc. will not assume responsibility for the use of any circuitry described herein other than circuitry entirely embodied in its products. Xilinx provides any design, code, or information shown or described herein "as is." By providing the design, code, or information as one possible implementation of a feature, application, or standard, Xilinx makes no representation that such implementation is free from any claims of infringement. You are responsible for obtaining any rights you may require for your implementation. Xilinx expressly disclaims any warranty whatsoever with respect to the adequacy of any such implementation, including but not limited to any warranties or representations that the implementation is free from claims of infringement, as well as any implied warranties of merchantability or fitness for a particular purpose. Xilinx, Inc. devices and products are protected under U.S. Patents. Other U.S. and foreign patents pending. Xilinx, Inc. does not represent that devices shown or products described herein are free from patent infringement or from any other third party right. Xilinx, Inc. assumes no obligation to correct any errors contained herein or to advise any user of this text of any correction if such be made. Xilinx, Inc. will not assume any liability for the accuracy or correctness of any engineering or software support or assistance provided to a user.

Xilinx products are not intended for use in life support appliances, devices, or systems. Use of a Xilinx product in such applications without the written consent of the appropriate Xilinx officer is prohibited.

The contents of this manual are owned and copyrighted by Xilinx. Copyright 1994-2004 Xilinx, Inc. All Rights Reserved. Except as stated herein, none of the material may be copied, reproduced, distributed, republished, downloaded, displayed, posted, or transmitted in any form or by any means including, but not limited to, electronic, mechanical, photocopying, recording, or otherwise, without the prior written consent of Xilinx. Any unauthorized use of any material contained in this manual may violate copyright laws, trademark laws, the laws of privacy and publicity, and communications regulations and statutes.

PHY Daughter Card User Guide

UG065 (v1.0) P/N 0402279 May 5, 2004

The following table shows the revision history for this document..

	Version	Revision
05/05/04	1.0	Initial Xilinx release.

About This Guide

This guide documents the PHY daughter card for use with Xilinx ML32x Development Platforms.

Additional Resources

For additional information, go to <http://support.xilinx.com>. The following table lists some of the resources you can access from this website. You can also directly access these resources using the provided URLs.

Resource	Description/URL
Tutorials	Tutorials covering Xilinx design flows, from design entry to verification and debugging http://support.xilinx.com/support/techsup/tutorials/index.htm
Answer Browser	Database of Xilinx solution records http://support.xilinx.com/xlnx/xil_ans_browser.jsp
Application Notes	Descriptions of device-specific design techniques and approaches http://support.xilinx.com/apps/appsweb.htm
Data Sheets	Device-specific information on Xilinx device characteristics, including readback, boundary scan, configuration, length count, and debugging http://support.xilinx.com/xlnx/xweb/xil_publications_index.jsp
Problem Solvers	Interactive tools that allow you to troubleshoot your design issues http://support.xilinx.com/support/troubleshoot/psolvers.htm
Tech Tips	Latest news, design tips, and patch information for the Xilinx design environment http://www.support.xilinx.com/xlnx/xil_tt_home.jsp

Conventions

This document uses the following conventions. An example illustrates each convention.

Online Document


The following conventions are used in this document:

Convention	Meaning or Use	Example
Blue text	Cross-reference link to a location in the current document	See the section “ Additional Resources ” for details. Refer to “ Title Formats ” in Chapter 1 for details.
Red text	Cross-reference link to a location in another document	See Figure 2-5 in the <i>Virtex-II Handbook</i> .
Blue, underlined text	Hyperlink to a website (URL)	Go to http://www.xilinx.com for the latest speed files.

PHY Daughter Card

Overview

The PHY daughter card provides Ethernet capability to Xilinx ML32x Development Platforms by using two Marvell Alaska Gigabit Ethernet over copper transceivers, 88E1111. These PHY devices can perform all physical layer (PHY) functions, can operate at 10/100/1000 Mb/s, and support many interfaces to the MAC. The PHY daughter card connects to ML32x boards through the J55 and J56 headers as shown in [Figure 1](#).



UG065_01_042704

Figure 1: PHY Daughter Card Connected to an ML320 Board

Features

The PHY daughter card features the following:

- Two Marvell Alaska PHY devices (88E1111) with 10/100/1000 Mb/s operation
- Support for the following interfaces:
 - ◆ GMII/MII
 - ◆ SGMII
 - ◆ RGMII
- Two power connection options:
 - ◆ ML32x header pins
 - ◆ 5V external power jack
- Two-port RJ-45 connector
- 2.5V - 25 MHz crystal oscillator for both PHY devices
- SMA connectors for the SGMII interface

Power Settings

The ML32x PHY daughter card can be powered up either through the V_{CC} pins of the ML32x board when the daughter card is connected to it, or through an external power 5V jack if used on other boards.

To power the daughter card from the V_{CC} pins of the ML32x board through the headers, set the jumpers according to [Figure 2](#).




Figure 2: Jumper Settings to Power Up from an ML32x Board

To power the daughter card from the 5V jack connector, set the jumpers according to [Figure 3](#).




Figure 3: Jumper Settings to Power Up from 5V Jack Connector

Signal Connectivity

Table 1 shows the signal connections between the PHY daughter card and the ML320, ML321, and ML323 Platforms.

Table 1: Connections Between the PHY Daughter Card and the ML32x

J15	J56			J16	J55		
	PHY	ML320	ML321		ML323	PHY	ML320
1 - P1_TXD1	E19	E23	K31	1 -	D21	A25	N33
3 - P1_TXEN	F19	G23	L32	3 - P1_RXC_RXCLK	E21	C25	P33
5 - P1_GTXCLK	F18	H23	M32	5 - P1_RXD1	F21	D25	R33
7 - P1_COL	G19	J23	N32	7 - P1_RXCTL_RXDV	G21	E25	T33
9 - P1_TXD3	H19	E24	P32	9 - P1_RCLK1	H21	H25	U33
11 - P1_TXD2	J19	G24	R32	11 - P1_CRS	J21	B26	V33
13 -	K19	H24	T32	13 - P1_RXER	K21	C26	E34
15 - P1_TXD0	L19	J24	U32	15 - P1_RXD7	L21	D26	F30
17 - P1_TXD7	E20	K24	E33	17 - P1_RXD0	D22	E26	L31
19 - P1_TXD6	F20	L24	E31	19 -	E22	F26	H34
21 - P1_TXD5	G20	M24	F31	21 - P1_RXD2	F22	G26	K34
23 - P1_TXD4	H20	N24	H33	23 - P1_RXD3	G22	H26	L34
25 - P1_MDC	J20	J25	J33	25 - P1_RXD4	H22	J26	M34
27 - P1_MDIO	K20	L25	K33	27 - P1_RXD5	J22	K26	N34
29 - P1_TXER	L20	M25	L33	29 - P1_RXD6	K22	L26	P34
31 - P1_INT	M20	N25	M33	31 - P0_CRS	N22	M26	R34
33 - P0_COL	N20	P25	AD33	33 -	P22	R26	Y34
35 - P0_TXD7	P20	R25	AE33	35 - P0_RXD0	R22	T26	AA34
37 - P0_INT	R20	P24	AF33	37 - P0_RXD1	T22	U26	AB34
39 - P0_TXD6	T20	R24	AD31	39 -	U22	V26	AC34
41 - P0_TXD5	U20	T24	AH30	41 - P0_RXD2	V22	W26	AD34
43 - P0_TXD4	V20	U24	AK31	43 -	W22	Y26	AE34
45 - P0_TXD3	M19	V24	AL33	45 - P0_RXCTL_RXDV	Y22	AA26	AG34
47 - P0_TXD2	M18	W24	V32	47 - P0_RXD4	M21	AC26	AD32
49 - P0_TXD1	N19	Y24	W32	49 - P0_RXD5	N21	AD26	AE30
51 - P0_TXD0	P19	AB24	Y32	51 - P0_RXD6	P21	AE26	AK32
53 - P0_MDC	R18	AC24	AA32	53 - P0_RXD7	R21	T25	AL34
55 - P0_MDIO	R19	AD23	AB32	55 - P0_RCLK1	T21	V25	W33
57 - RESET	T19	U23	AC32	57 - P0_RXD3	U21	W25	Y33

Table 1: Connections Between the PHY Daughter Card and the ML32x (Continued)

J15		J56			J16		J55		
PHY	ML320	ML321	ML323	PHY	ML320	ML321	ML323		
59 - P0_GTXCLK	U18	V23	AF32	59 - P0_RXER	V21	AC25	AA33		
61 - P0_TXEN	U19	W23	AD30	61 - P0_RXC_RXCLK	W21	AD25	AB33		
63 - P0_TXER	V19	Y23	AE31	63 -	Y21	AF25	AC33		

Configuration Settings

The Marvell Alaska PHY can be configured with several options such as the physical address, the PHY operating mode, auto-negotiation, the physical connection type, and others. The CONFIG[6:0] pins are used to set these options. Please refer to the ML32x PHY daughter card schematic attached to this document, specifically to sheets 7 and 8 for PHY0 and PHY1, respectively, and to the Marvell Alaska PHY data sheet for details.

The CONFIG[6:0] pins must be tied to one of the pins as shown in Table 2. These seven CONFIG pins should not be left floating. The pins shown in Table 2 are LEDs, V_{DDO}, and V_{SS} pins of the PHY where each pin encodes a 3-bit constant value.

Table 2: Pin to Constant Mapping

Pin	Bit[2:0]
P0_VDDOH / P1_VDDOH	111
P0_LED_LINK10 / P1_LED_LINK10	110
P0_LED_LINK100 / P1_LED_LINK100	101
P0_LED_LINK1000 / P0_LED_LINK1000	100
P0_LED_DUPLEX / P1_LED_DUPLEX	011
P0_LED_RX / P1_LED_RX	010
P0_LED_TX / P1_LED_TX	001
VSS (GND)	000

Table 3 shows the configuration register map to the CONFIG[6:0] pins of the Marvell Alaska PHY 88E1111.

Table 3: Pin to Configuration Register Mapping

Pin	Bit[2]	Bit[1]	Bit[0]
CONFIG0	PHYADR[2]	PHYADR[1]	PHYADR[0]
CONFIG1	ENA_PAUSE	PHYADR[4]	PHYADR[3]
CONFIG2	ANEG[3]	ANEG[2]	ANEG[1]
CONFIG3	ANEG[0]	ENA_XC	DIS_125
CONFIG4	HWCFG_MODE[2]	HWCFG_MODE[1]	HWCFG_MODE[0]
CONFIG5	DIS_FC	DIS_SLEEP	HWCFG_MODE[3]
CONFIG6	SEL_BDT	INT_POL	75/50 OHM


These configuration options are described in the Hardware Configuration section of the PHY data sheet. These options, except for the PHY address configuration, can be overwritten by writing to the registers through the MDIO interface. Table 4 lists the options available by setting jumpers on the configuration header pins of the PHY daughter card.

Table 4: Configuration Options on the ML32x PHY Daughter Card

Configuration Signal	Option	Signal	Configuration Register
CONFIG0	PHYADR = 00000	VSS	PHYADR[2:0] = 000
CONFIG0	PHYADR = 00001	P0_LED_TX / P1_LED_TX	PHYADR[2:0] = 001
CONFIG1		VSS	ENA_PAUSE = 0; PHYADR[4:3] = 00
CONFIG2	Auto-Neg, 1000 Base-T, FD, Master	P0_LED_LINK100 / P1_LED_LINK100	ANEG[3:1] = 101
CONFIG3		P0_LED_TX / P1_LED_TX	ANEG[0] = 0; ENA_XC = 0; DIS_125 = 1
CONFIG4	SGMII to Cu w/o clock, w/ auto-neg	P0_LED_LINK1000 / P1_LED_LINK1000	HWCFG_MODE[2:0] = 100
CONFIG4	RGMII, w/ modified MII in 10/100 Cu	P0_LED_DUPLEX / P1_LED_DUPLEX	HWCFG_MODE[2:0] = 011
CONFIG4	GMII to Cu	P0_VDDOH / P1_VDDOH	HWCFG_MODE[2:0] = 111
CONFIG4	RTBI to Cu	P0_LED_TX / P1_LED_TX	HWCFG_MODE[2:0] = 001
CONFIG4	TBI to Cu	P0_LED_LINK100 / P1_LED_LINK100	HWCFG_MODE[2:0] = 101
CONFIG5	SGMII/TBI to Cu	P0_LED_LINK1000 / P1_LED_LINK1000	DIS_FC=1; DIS_SLEEP=0; HWCFG_MODE[3]=0
CONFIG5	GMII/RGMII/RTBI to Cu	P0_LED_LINK100 / P1_LED_LINK100	DIS_FC=1; DIS_SLEEP=0; HWCFG_MODE[3]=1
CONFIG6	50 Ohm	P0_LED_RX / P1_LED_RX	SEL_BDT = 0; INT_POL = 1; 75/50 OHM = 0

GMII

To set the PHY to operate in GMII mode, jumper the configuration headers as illustrated in Figure 4.



UG065_04_043004


Figure 4: Configuration Headers in GMII Mode

Table 5: Configuration Settings for GMII Mode

Configuration Signal	Option	Signal	Configuration Register
CONFIG0	PHYADR = 00000	VSS	PHYADR[2:0] = 000
CONFIG1		VSS	ENA_PAUSE = 0; PHYADR[4:3] = 00
CONFIG2	Auto-Neg, 1000 Base-T, FD, Master	P0_LED_LINK100 / P1_LED_LINK100	ANEG[3:1] = 101
CONFIG3		P0_LED_TX / P1_LED_TX	ANEG[0] = 0; ENA_XC = 0; DIS_125 = 1
CONFIG4	GMII to Cu	P0_VDDOH / P1_VDDOH	HWCFG_MODE[2:0] = 111
CONFIG5	GMII/RGMII/RTBI to Cu	P0_LED_LINK100 / P1_LED_LINK100	DIS_FC=1; DIS_SLEEP=0; HWCFG_MODE[3]=1
CONFIG6	50 Ohm	P0_LED_RX / P1_LED_RX	SEL_BDT = 0; INT_POL = 1; 75/50 OHM = 0

RGMII

To set the PHY to operate in RGMII mode, jumper the configuration headers as illustrated in Figure 5.



UG065_05_043004

Figure 5: Configuration Headers for RGMII Mode

Table 6: Configuration Settings for RGMII Mode

Configuration Signal	Option	Signal	Configuration Register
CONFIG0	PHYADR = 00000	VSS	PHYADR[2:0] = 000
CONFIG1		VSS	ENA_PAUSE = 0; PHYADR[4:3] = 00
CONFIG2	Auto-Neg, 1000 Base-T, FD, Master	P0_LED_LINK100 / P1_LED_LINK100	ANEG[3:1] = 101
CONFIG3		P0_LED_TX / P1_LED_TX	ANEG[0] = 0; ENA_XC = 0; DIS_125 = 1
CONFIG4	RGMII, w/ modified MII in 10/100 Cu	P0_LED_DUPLEX / P1_LED_DUPLEX	HWCFG_MODE[2:0] = 011
CONFIG5	GMII/RGMII/RTBI to Cu	P0_LED_LINK100 / P1_LED_LINK100	DIS_FC=1; DIS_SLEEP=0; HWCFG_MODE[3]=1
CONFIG6	50 Ohm	P0_LED_RX / P1_LED_RX	SEL_BDT = 0; INT_POL = 1; 75/50 OHM = 0

SGMII

To set the PHY to operate in SGMII mode, jumper the configuration headers as illustrated in Figure 6.




Figure 6: Configuration Headers for SGMII Mode

Table 7: Configuration Settings for SGMII Mode

Configuration Signal	Option	Signal	Configuration Register
CONFIG0	PHYADR = 00000	VSS	PHYADR[2:0] = 000
CONFIG1		VSS	ENA_PAUSE = 0; PHYADR[4:3] = 00
CONFIG2	Auto-Neg, 1000 Base-T, FD, Master	P0_LED_LINK100 / P1_LED_LINK100	ANEG[3:1] = 101
CONFIG3		P0_LED_TX / P1_LED_TX	ANEG[0] = 0; ENA_XC = 0; DIS_125 = 1
CONFIG4	SGMII to Cu w/o clock, w/ auto-neg	P0_LED_LINK1000 / P1_LED_LINK1000	HWCFG_MODE[2:0] = 100
CONFIG5	SGMII/TBI to Cu	P0_LED_LINK1000 / P1_LED_LINK1000	DIS_FC=1; DIS_SLEEP=0; HWCFG_MODE[3]=0
CONFIG6	50 Ohm	P0_LED_RX / P1_LED_RX	SEL_BDT = 0; INT_POL = 1; 75/50 OHM = 0

For SGMII operation, connect the SMA connectors of the PHY daughter card to the ML32x MGTs as follows:

- For PHY 1:
 - ◆ J24 to ML32x TXP
 - ◆ J23 to ML32x TXN
 - ◆ J13 to ML32x RXP
 - ◆ J14 to ML32x RXN
- For PHY 0:
 - ◆ J26 to ML32x TXP
 - ◆ J25 to ML32x TXN
 - ◆ J11 to ML32x RXP
 - ◆ J12 to ML32x RXN

MII

To set either PHY device in 10/100 Mb/s MII mode, the configuration headers for both devices must be connected together. The PHY devices must be set with auto-negotiation for any speed and for duplex capability. The speed and duplex are set by the other end to which the PHY daughter card is connected.

To set PHY 0 to work in MII mode, jumper the configuration headers as illustrated in [Figure 7](#).





Figure 7: Configuration Headers for PHY 0 in MII Mode

Table 8: Configuration Settings for MII Mode on PHY 0

Configuration Signal	Options	Signal	Configuration Register
CONFIG0	PHYADR = 00000	VSS	PHYADR[2:0] = 000
CONFIG1		VSS	ENA_PAUSE = 0; PHYADR[4:3] = 00
CONFIG2	Auto-Neg, all capabilities, Master	P0_VDDOH / P1_VDDOH	ANEG[3:1] = 111
CONFIG3		P0_LED_TX / P1_LED_TX	ANEG[0] = 0; ENA_XC = 0; DIS_125 = 1
CONFIG4	GMII to Cu	P0_VDDOH / P1_VDDOH	HWCFG_MODE[2:0] = 111
CONFIG5	GMII/RGMII/RTBI to Cu	P0_LED_LINK100 / P1_LED_LINK100	DIS_FC=1; DIS_SLEEP=0; HWCFG_MODE[3]=1
CONFIG6	50 Ohm	P0_LED_RX / P1_LED_RX	SEL_BDT = 0; INT_POL = 1; 75/50 OHM = 0

To set PHY 1 to work in MII mode, jumper the configuration headers as illustrated in Figure 8.



UG065_08_043004


Figure 8: Configuration Headers for PHY 1 in MII Mode

Table 9: Configuration Settings for MII Mode on PHY 1


Configuration Signal	Options	Signal	Configuration Register
CONFIG0	PHYADR = 00000	VSS	PHYADR[2:0] = 000
CONFIG1		VSS	ENA_PAUSE = 0; PHYADR[4:3] = 00
CONFIG2	Auto-Neg, all capabilities, Master	P0_VDDOH / P1_VDDOH	ANEG[3:1] = 111
CONFIG3		P0_LED_TX / P1_LED_TX	ANEG[0] = 0; ENA_XC = 0; DIS_125 = 1
CONFIG4	GMII to Cu	P0_VDDOH / P1_VDDOH	HWCFG_MODE[2:0] = 111
CONFIG5	GMII/RGMII/RTBI to Cu	P0_LED_LINK100 / P1_LED_LINK100	DIS_FC=1; DIS_SLEEP=0; HWCFG_MODE[3]=1
CONFIG6	50 Ohm	P0_LED_RX / P1_LED_RX	SEL_BDT = 0; INT_POL = 1; 75/50 OHM = 0

References

1. Marvell, Marvell Alaska 88E1111 Data Sheet (Available under NDA)
<http://www.marvell.com>
2. Xilinx, Inc., Virtex-II Pro ML320, ML321, ML323 Platform User Guide
3. IEEE, IEEE Std 802.3, 2002 Edition



Title: Schematic, PHY Daughter PCB, 1280327 0381166			
Date: 07/11/03	Ver: C		
Sheet Size: B	Rev: 1.0		
Sheet 1 of 11	Drawn By SEG		




RESISTERS LOCATED AT 88E1111 PINS

XILINX

Title:
Schematic, PHY Daughter PCB, 1280327
0381166

Date: 07/11/03	Ver: C
Sheet Size: B	Rev: 1.0
Sheet 2 of 11	Drawn By SEG



Title: Schematic, PHY Daughter PCB, 1280327 0381166	
Date: 07/11/03	Ver: C
Sheet Size: B	Rev: 1.0
Sheet 3 of 11	Drawn By SEG

4

3

2

1

4

3

2



1

D


C

B

A



Title: Schematic, PHY Daughter PCB, 1280327 0381166	
Date: 07/11/03	Ver: C
Sheet Size: B	Rev: 1.0
Sheet 4 of 11	Drawn By SEG




XILINX

Title:
Schematic, PHY Daughter PCB, 1280327
0381166

Date: 07/11/03	Ver: C
Sheet Size: B	Rev: 1.0
Sheet 5 of 11	Drawn By SEG


Note:

Double Footprint for SMD
and Half Size Metal Can



Title:
Schematic, PHY Daughter PCB, 1280327
0381166

Date:	07/11/03	Ver:	C
Sheet Size:	B	Rev:	1.0
Sheet	6 of 11	Drawn By	SEG



PHY_0 CONFIGURATION (RGMII_CU 1000T)

WARNING


Make sure that only one jumper pair is active on each of these 7 configuration signals

CONFIG SIG	DEFAULT	FUNCTION	SIGNAL
CONFIG0	INSTALLED	PHYADR=0	VSS
CONFIG0		PHYADR=1	LED_TX
CONFIG1	INSTALLED		VSS
CONFIG2	INSTALLED	ANEG 1000M	LED_LINK100
CONFIG3	INSTALLED	ANEG_1000M	LED_TX
CONFIG4		SGMII_CU	LED_LINK1000
CONFIG4	INSTALLED	RGMII_CU	LED_DUPLEX
CONFIG4		GMII_CU	VDD
CONFIG4		RTBI_CU	LED_TX
CONFIG4		TBI_CU	LED_LINK100
CONFIG5		SG/TBI_CU	LED_LINK1000
CONFIG5	INSTALLED	GMII/RGMII	LED_LINK100
CONFIG6	INSTALLED	50 Ohm	LED_RX
SPARE			LED_LINK100



Title:
Schematic, PHY Daughter PCB, 1280327
0381166

Date: 07/11/03	Ver: C
Sheet Size: B	Rev: 1.0
Sheet 7 of 11	Drawn By SEG




PHY_1 CONFIGURATION (SGMII_CU 1000T)

WARNING

Make sure that only one jumper pair is active on each of these 7 configuration signals


CONFIG SIG	DEFAULT	FUNCTION	SIGNAL
CONFIG0	INSTALLED	PHYADR=0	VSS
CONFIG0		PHYADR=1	LED_TX
CONFIG1	INSTALLED		VSS
CONFIG2	INSTALLED	ANEG 1000M	LED_LINK100
CONFIG3	INSTALLED	ANEG_1000M	LED_TX
CONFIG4	INSTALLED	SGMII_CU	LED_LINK1000
CONFIG4		RGMII_CU	LED_DUPLEX
CONFIG4		GMII_CU	VDD
CONFIG4		RTBI_CU	LED_TX
CONFIG4		TBI_CU	LED_LINK100
CONFIG5	INSTALLED	SG/TBI_CU	LED_LINK1000
CONFIG5		GMII/RGMII	LED_LINK100
CONFIG6	INSTALLED	50 Ohm	LED_RX
SPARE			LED_LINK100



Title:
Schematic, PHY Daughter PCB, 1280327
0381166

Date: 07/11/03	Ver: C
Sheet Size: B	Rev: 1.0
Sheet 8 of 11	Drawn By SEG

D
C
B
A




XILINX

Title:
Schematic, PHY Daughter PCB, 1280327
0381166

Date: 07/11/03	Ver: C
Sheet Size: B	Rev: 1.0
Sheet 9 of 11	Drawn By SEG

DEVICE=M88E1111
U6
PARTS=1




DEVICE=M88E1111
U7
PARTS=1
LEVEL=STD

XILINX

Title:
Schematic, PHY Daughter PCB, 1280327
0381166

Date: 07/11/03	Ver: C
Sheet Size: B	Rev: 1.0
Sheet 10 of 11	Drawn By SEG



Title: Schematic, PHY Daughter PCB, 1280327			
0381166			
Date:	07/11/03	Ver:	C
Sheet Size:	B	Rev:	1.0
Sheet	11 of 11	Drawn By	SEG