



7 Series FPGA and Zynq-7000 AP SoC I/O Undershoot Voltage Data Sheet Update

XCN14014 (v1.0) June 2, 2014

Product Change Notice - For Information Only

Overview

The purpose of this notification is to inform you of a revision to undershoot threshold for inputs for 1.8V HP I/O, 3.3V HR I/O, PL I/O, and PS I/O banks for all Xilinx® 7 series FPGAs and Zynq®-7000 All Programmable SoCs.

Description

The undershoot and overshoot thresholds for inputs for 1.8V HP I/O, 3.3V HR I/O, PL I/O, and PS I/O banks are described in Note (2) of “VIN Maximum Allowed AC Voltage Overshoot and Undershoot for 1.8V HP I/O Banks,” “VIN Maximum Allowed AC Voltage Overshoot and Undershoot for PL 1.8V HP I/O Banks,” “VIN Maximum Allowed AC Voltage Overshoot and Undershoot for 3.3V HR I/O Banks,” and “VIN Maximum Allowed AC Voltage Overshoot and Undershoot for PS I/O and 3.3V HR I/O Banks” tables. Undershoot occurs when an input is below the undershoot threshold and overshoot occurs when an input is above the overshoot threshold. For all 7 series FPGAs and Zynq-7000 AP SoC devices, the undershoot threshold for inputs is changing from $GND - 0.30V$ to $GND - 0.20V$. The note is revised as [Table 1](#) and [Table 2](#) for the affected products:

Table 1: Revision of undershoot threshold for inputs in 1.8V HP I/O, 3.3V HR I/O, PL I/O, and PS I/O banks for Artix®-7, Kintex®-7, Virtex®-7T/-7XT, Zynq-7000 AP SoC (Z-7030, Z-7045, and Z-7100) devices:

Prior Note	Revised Note
The peak voltage of the overshoot or undershoot, and the duration above $V_{CCO} + 0.20V$ or below $GND - 0.30V$, must not exceed the values in this table.	The peak voltage of the overshoot or undershoot, and the duration above $V_{CCO} + 0.20V$ or below $GND - 0.20V$, must not exceed the values in this table.

The revision shown in [Table 1](#) appears in the following data sheets on, or after, June 2, 2014:

[DS181](#), *Artix-7 FPGAs Data Sheet: DC and AC Switching Characteristics*

[DS182](#), *Kintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics*

[DS183](#), *Virtex-7 T and XT FPGAs Data Sheet: DC and AC Switching Characteristics*

[DS191](#), *Zynq-7000 All Programmable SoC (Z-7030, Z-7045, and Z-7100): DC and AC Switching Characteristics*

Table 2: Revision of undershoot threshold for inputs in PS I/O and 3.3V HR I/O banks for Zynq-7000 AP SoC (Z-7010, Z-7015, and Z-7020) devices:

Prior Note	Revised Note
The peak voltage of the overshoot or undershoot, and the duration above $V_{CCO} + 5\%$ or below $GND - 0.30V$, must not exceed the values in this table.	The peak voltage of the overshoot or undershoot, and the duration above $V_{CCO} + 0.20V$ or below $GND - 0.20V$, must not exceed the values in this table.

The revision shown in [Table 2](#) appears in the following data sheet on, or after, June 2, 2014:

[DS187](#), *Zynq-7000 All Programmable SoC (Z-7010, Z-7015, and Z-7020): DC and AC Switching Characteristics*

Products Affected

This change affects all speed, package, temperature, and SCD variations of the Commercial (C), Industrial (I) grade, Automotive (XA), and Defense-grade (XQ) devices. Affected part numbers are included in the [Table 3](#):

Table 3: Affected Devices

Xilinx Product	Affected by This Revision
All Zynq-7000 AP SoCs	Yes
All 7 series FPGAs	Yes

Response

No response is required. For additional information or questions, please contact [Xilinx Technical Support](#).

Important Notice: Xilinx Customer Notifications (XCNs, XDNs, and Quality Alerts) can be delivered via e-mail alerts sent by the Support website (<http://www.xilinx.com/support>). Register today and personalize your “Documentation and Design Advisory Alerts” area to include Customer Notifications. Xilinx Support provides many benefits, including the ability to receive alerts for new and updated information about specific products, as well as alerts for other publications such as data sheets, errata, application notes, etc. For information on how to sign up, refer to Answer Record 18683: <http://www.xilinx.com/support/answers/18683.htm>.

Additional Documentation

[DS181](#), *Artix-7 FPGAs Data Sheet: DC and AC Switching Characteristics*
http://www.xilinx.com/support/documentation/data_sheets/ds181_Artix_7_Data_Sheet.pdf

[DS182](#), *Kintex-7 FPGAs Data Sheet: DC and AC Switching Characteristics*
http://www.xilinx.com/support/documentation/data_sheets/ds182_Kintex_7_Data_Sheet.pdf

[DS183](#), *Virtex-7 T and XT FPGAs Data Sheet: DC and AC Switching Characteristics*
http://www.xilinx.com/support/documentation/data_sheets/ds183_Virtex_7_Data_Sheet.pdf

[DS187](#), *Zynq-7000 All Programmable SoC (Z-7010, Z-7015, and Z-7020): DC and AC Switching Characteristics*
http://www.xilinx.com/support/documentation/data_sheets/ds187-XC7Z010-XC7Z020-Data-Sheet.pdf

[DS191](#), *Zynq-7000 All Programmable SoC (Z-7030, Z-7045, and Z-7100): DC and AC Switching Characteristics*
http://www.xilinx.com/support/documentation/data_sheets/ds191-XC7Z030-XC7Z045-data-sheet.pdf

Revision History

The following table shows the revision history for this document:

Date	Version	Description of Revisions
06/02/2014	1.0	Initial release.

Notice of Disclaimer

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at <http://www.xilinx.com/legal.htm#tos>; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at <http://www.xilinx.com/legal.htm#tos>.

Automotive Applications Disclaimer

XILINX PRODUCTS ARE NOT DESIGNED OR INTENDED TO BE FAIL-SAFE, OR FOR USE IN ANY APPLICATION REQUIRING FAIL-SAFE PERFORMANCE, SUCH AS APPLICATIONS RELATED TO: (I) THE DEPLOYMENT OF AIRBAGS, (II) CONTROL OF A VEHICLE, UNLESS THERE IS A FAIL-SAFE OR REDUNDANCY FEATURE (WHICH DOES NOT INCLUDE USE OF SOFTWARE IN THE XILINX DEVICE TO IMPLEMENT THE REDUNDANCY) AND A WARNING SIGNAL UPON FAILURE TO THE OPERATOR, OR (III) USES THAT COULD LEAD TO DEATH OR PERSONAL INJURY. CUSTOMER ASSUMES THE SOLE RISK AND LIABILITY OF ANY USE OF XILINX PRODUCTS IN SUCH APPLICATIONS.