

## Introduction

Thank you for designing with the Zynq® UltraScale+™ MPSoC family. Although Xilinx has made every effort to ensure the highest possible quality, the devices listed in [Table 1](#) are subject to the limitations described in the following errata.

### Devices

These errata apply to one or more of the devices shown in [Table 1](#). Refer to the **Device** column of [Table 2](#) for specific device applicability for each errata item.

*Table 1: Devices Affected by These Errata*

Product Family	Device	Speed Grade	Junction Temperature Range	JTAG ID Code	Package
Zynq UltraScale+ MPSoC	XCZU2CG	All	All	14711093	All
	XCZU2EG			14711093	
	XCZU3CG			14710093	
	XCZU3EG			14710093	
	XCZU6CG			24739093	
	XCZU6EG			24739093	
	XCZU9CG			24738093	
	XCZU9EG			24738093	

## Links to Detailed Errata Descriptions

This section provides links to detailed descriptions of each issue known at the release time of this document. Additional information, including any work-arounds, is available in the associated answer record linked from each errata description. A list of software tools that implement errata work-arounds is found in [Xilinx Answer 68750](#).

In the summary tables, the Topic and Errata Issue items listed in the “Errata Issue” column are clickable links to the more detailed information in the body of the document. Topics are listed in *alphabetical order*, while errata issues, *within each topic*, are listed in *reverse chronological order* (i.e., new issues listed first). New, updated, or newly closed errata issues appear in **blue, bold, italic** type; existing errata or previously closed errata issues appear in regular **blue** type.

Table 2: Summary Table of Processing System Issues

Errata Issue	Device	Xilinx Answer <sup>(1)</sup>	Status
<b>Processing System (PS) Errata</b>			
<b>Application Processing Unit</b>			
<i><a href="#">PMU Counter Values Might Be Inaccurate When Monitoring Certain Events</a></i>	All	68878	New Will Not Fix
<i><a href="#">An Eviction Might Overtake A Cache Clean Operation</a></i>	All	68874	New Will Not Fix
<i><a href="#">A Store-Exclusive Instruction Might Pass When It Should Fail</a></i>	All	68875	New Will Not Fix
<i><a href="#">Loads Of Mismatched Size Might Not Be Single-Copy Atomic</a></i>	All	68876	New Will Not Fix
<i><a href="#">Reads Of PMEVCNTR&lt;n&gt; Are Not Masked By HDCR.HPMN</a></i>	All	68877	New Will Not Fix
<i><a href="#">AArch64 Unconditional Branch Might Jump To Incorrect Address</a></i>	All	68880	New Will Not Fix
<i><a href="#">Direct Branch Instructions Executed Before A Trace Flush Might Be Output In An Atom Packet After Flush Acknowledgment</a></i>	All	68882	New Will Not Fix
<i><a href="#">APB Data Is Not Masked When PSLVERR Is Set</a></i>	All	68946	New Will Not Fix
<i><a href="#">Incorrect Prefetch In V7S Mode</a></i>	All	66115	New Will Not Fix
<i><a href="#">Updating A Translation Entry To Change Page Size Might Cause Data Corruption</a></i>	All	66116	New Will Not Fix
<i><a href="#">Instruction Sequences Containing AES Instructions Might Produce Incorrect Results</a></i>	All	65853	New Will Not Fix
<i><a href="#">Load Might Read Incorrect Data</a></i>	All	65854	New Will Not Fix
<i><a href="#">Memory Locations Might Be Accessed Speculatively Due To Instruction Fetches When HCR.VM Is Set</a></i>	All	65855	New Will Not Fix
<i><a href="#">Non-Allocating Reads Might Prevent A Store Exclusive From Passing</a></i>	All	65857	New Will Not Fix
<i><a href="#">Write Of JMCR In ELO Does Not Generate An UNDEFINED Exception</a></i>	All	65858	New Will Not Fix

Table 2: Summary Table of Processing System Issues (Cont'd)

Errata Issue	Device	Xilinx Answer <sup>(1)</sup>	Status
<b>Boot and Configuration</b>			
<i>Boot From NAND Might Fail If There Is Data Corruption In The First Parameter Page</i>	All	68615	New Will Not Fix
<b>Controller for PCI Express</b>			
<i>Sending Modified Compliance Pattern Requires Additional PCIe Register Programming</i>	All	68534	New Will Not Fix
<i>PCIe DMA Status Update Might Happen After Interrupt Is Generated</i>	All	68535	New Will Not Fix
<i>Under Heavy Read Traffic Conditions, The AXI-PCIe Bridge Arbitration Algorithm Might Incorrectly Select A Winning Requestor</i>	All	68536	New Will Not Fix
<i>AXI-PCIe Bridge Does Not Drop MemWr TLP With ECRC Errors</i>	All	68537	New Will Not Fix
<i>PCIe Generates Two Fatal Errors For Poisoned CfgWr TLPs</i>	All	68539	New Will Not Fix
<i>PCIe Logs Incorrect Header In AER Register</i>	All	68540	New Will Not Fix
<i>Controller For PCI Express Might Not Exit From Loopback Mode</i>	All	68541	New Will Not Fix
<i>PCIe DMA Completion Error Status Bit From Aborted DMA Transfers Might Persist Through DMA Channel Reset</i>	All	68542	New Will Not Fix
<b>DDR Memory Controller</b>			
<i>DDR Memory Controller Does Not Meet tSTAB Requirement For DDR3/DDR4 RDIMMs</i>	All	68543	New Will Not Fix
<i>Accessing Unimplemented Registers In DDR Controller Causes Slave Error</i>	All	65865	New Will Not Fix
<b>Gigabit Ethernet Controller</b>			
<i>Incorrect Transmission Of Pause Frames In Response To Reception Of Pause Frames With Unicast Or Known Multicast Address</i>	All	68546	New Will Not Fix
<b>I2C</b>			
<i>Dynamically Changing Controller Mode To Master From A Previous Slave Mode Might Cause Unnecessary Transfer On The I2C Bus</i>	All	65869	New Will Not Fix
<b>PS-GTR</b>			
<i>PS-GTR Ignores PCIe SKP Ordered Set With Odd Boundary Alignment</i>	All	68547	New Will Not Fix
<b>Real-Time Processing Unit (RPU)</b>			
<i>Self-Modify Code In Non-Cacheable Memory Might Not Work With A Slow Memory System</i>	All	68548	New Will Not Fix
<i>Processor Might Deadlock Or Lose Data When Configured With Cache-ECC</i>	All	65878	New Will Not Fix
<i>Watchpoint On A Load Or Store Multiple Might Be Missed</i>	All	65879	New Will Not Fix

Table 2: Summary Table of Processing System Issues (Cont'd)

Errata Issue	Device	Xilinx Answer <sup>(1)</sup>	Status
<b>SATA Controller</b>			
<i>Switching From Slumber Or Partial Sleep To The Active State Does Not Always Work Properly</i>	All	68971	New Will Not Fix
<i>Incorrect Indication Of Overflow As CRC Error</i>	All	65880	New Will Not Fix
<i>Incorrect SRST Completion Indication To SATA Host Software</i>	All	65881	New Will Not Fix
<i>SATA Device Sleep State Is Not Supported In The Controller</i>	All	65882	New Will Not Fix
<b>SD/SDIO/eMMC Controller</b>			
<i>In An Asynchronous Multiprocessing Environment, The SD/SDIO Tap Delays Might Get Asynchronously Updated, Resulting In Incorrect Configuration Of Tap Delay Settings</i>	All	68549	New Will Not Fix
<i>Default Value Of SDIO Auto-Tuning Refresh Register Is Incorrect</i>	All	68550	New Will Not Fix
<i>SD Auto-Tuning Requires Received Data Buffer To Be Emptied By Software</i>	All	68551	New Will Not Fix
<i>Switching From 64-Bit DMA Mode To 32-Bit DMA Mode Might Cause Incomplete Data Transfer</i>	All	65883	New Will Not Fix
<b>SPI Controller</b>			
<i>SPI Controller Might Not Update RX_NEMPTY Flag, Showing Incorrect Status Of The Receive FIFO</i>	All	65885	New Will Not Fix
<b>System Debug</b>			
<i>ETM Might Assert AFREADY Before All Data Has Been Output</i>	All	68879	New Will Not Fix
<i>ETM Might Lose Counter Events While Entering wfx Mode</i>	All	68883	New Will Not Fix
<i>ETM Might Trace An Incorrect Exception Address</i>	All	68884	New Will Not Fix
<i>APB Access To ETM Space While Core Is In Retention Will Never Complete</i>	All	68885	New Will Not Fix
<i>ETM Does Not Report IDLE State When Disabled And Using OS Lock</i>	All	68886	New Will Not Fix
<i>ATB Asynchronous Bridge Breaks Discovery In Integration Mode</i>	All	65887	New Will Not Fix
<i>TPIU Fails To Output Sync After The Pattern Generator Is Disabled In Normal Mode</i>	All	65889	New Will Not Fix
<i>Reset State Of ATB Flush Acknowledge Is Incorrect</i>	All	65890	New Will Not Fix
<i>Timestamp Replicator Might Stall Synchronization</i>	All	65892	New Will Not Fix

Table 2: Summary Table of Processing System Issues (Cont'd)

Errata Issue	Device	Xilinx Answer <sup>(1)</sup>	Status
<b>USB 2.0/3.0 Host and Device, and USB 2.0 OTG Controller</b>			
<i>System Might Hang During Suspend/Resume Stages</i>	All	67667	New Will Not Fix
<i>The tPortConfiguration Timer Resets During Recovery, Violating USB 3.0 Specification</i>	All	68553	New Will Not Fix
<i>USB 2.0 Host Controller Does Not Assert Port Reset In Resume State</i>	All	68554	New Will Not Fix
<i>Incorrect Assertion Of Hot Reset Might Occur In USB 3.0 Host Mode</i>	All	68555	New Will Not Fix
<i>Request For U3 Transition Might Get Dropped When The USB 3.0 Host Controller Transitions From U1 To U2 State</i>	All	68556	New Will Not Fix
<i>USB Full-Speed Device Does Not Enter Hibernation State During Disconnect</i>	All	68557	New Will Not Fix

**Notes:**

1. A list of software tools that implement errata work-arounds is found in [Xilinx Answer 68750](#).

## Processing System (PS) Errata Detailed Descriptions

### Application Processing Unit

#### ***PMU Counter Values Might Be Inaccurate When Monitoring Certain Events***

[Xilinx Answer 68878](#)

The performance monitor counters might be inaccurate when detecting some types of events.

This is a third-party errata (ARM, Inc. 855827); this issue will not be fixed.

#### ***An Eviction Might Overtake A Cache Clean Operation***

[Xilinx Answer 68874](#)

The memory store transaction order for simultaneous cache line eviction trigger and cache clean operation might be stored to memory in the wrong order.

This is a third-party errata (ARM, Inc. 855873); this issue will not be fixed.

#### ***A Store-Exclusive Instruction Might Pass When It Should Fail***

[Xilinx Answer 68875](#)

A Load-Exclusive instruction to cacheable memory might set the monitor to the exclusive state when the processor does not have exclusive access to the line. A subsequent Store-Exclusive instruction might pass when it should fail.

This is a third-party errata (ARM, Inc. 855872); this issue will not be fixed.

#### ***Loads Of Mismatched Size Might Not Be Single-Copy Atomic***

[Xilinx Answer 68876](#)

In some unusual code sequences, the CPU might not meet the requirements of a single-copy atomic load.

This is a third-party errata (ARM, Inc. 855830); this issue will not be fixed.

#### ***Reads Of PMEVCNTR<n> Are Not Masked By HDCR.HPMN***

[Xilinx Answer 68877](#)

EL2 software might not always restrict access to the performance counters by non-secure EL0 and EL1 software to a subset of the counters.

This is a third-party errata (ARM, Inc. 855829); this issue will not be fixed.

***AArch64 Unconditional Branch Might Jump To Incorrect Address***[Xilinx Answer 68880](#)

When executing in AArch64 state with address translation disabled and under certain conditions, an unconditional immediate branch instruction to a single specific address might jump to an incorrect address.

This is a third-party errata (ARM, Inc. 852521); this issue will not be fixed.

***Direct Branch Instructions Executed Before A Trace Flush Might Be Output In An Atom Packet After Flush Acknowledgment***[Xilinx Answer 68882](#)

When trace is enabled, the processor attempts to combine multiple direct branch instructions into a single atom packet. If an atom packet is in the process of being generated, the processor does not force completion of the packet prior to acknowledging the flush request.

This is a third-party errata (ARM, Inc. 852071); this issue will not be fixed.

***APB Data Is Not Masked When PSLVERR Is Set***[Xilinx Answer 68946](#)

When the APB access to the performance monitor, breakpoint, or watchpoint registers is disabled, the register value is erroneously included with the APB response.

This is a third-party errata (ARM, Inc. 855874); this issue will not be fixed.

***Incorrect Prefetch In V7S Mode***[Xilinx Answer 66115](#)

Under certain conditions, the Cortex-A53 MPCore memory management unit (MMU) might incorrectly prefetch a single descriptor past the 1KB boundary of the L2 table, resulting in a prefetch abort.

This is a third-party errata (ARM, Inc. 826419); this issue will not be fixed.

***Updating A Translation Entry To Change Page Size Might Cause Data Corruption***[Xilinx Answer 66116](#)

When the MMU prefetches a translation table entry and the page size of the prefetched translation table entry has changed, then the MMU updates the cache with incorrect translation table attributes that do not correspond to the old or the new entry.

This is a third-party errata (ARM, Inc. 841119); this issue will not be fixed.

### ***Instruction Sequences Containing AES Instructions Might Produce Incorrect Results***

[Xilinx Answer 65853](#)

Certain sequences of instructions that include AES instructions might cause incorrect results to be generated when executed in AArch64 state on the Cortex-A53 processor.

This is a third-party errata (ARM, Inc. 845819); this issue will not be fixed.

### ***Load Might Read Incorrect Data***

[Xilinx Answer 65854](#)

When executing in AArch32 state at EL0, a load instruction to the same offset within a different 4GB region as a recent previous load in AArch64 state might read incorrect data.

This is a third-party errata (ARM, Inc. 845719); this issue will not be fixed.

### ***Memory Locations Might Be Accessed Speculatively Due To Instruction Fetches When HCR.VM Is Set***

[Xilinx Answer 65855](#)

The ARMv8 architecture requires that when all associated stages of translation are disabled for the current exception level, memory locations are only accessed due to instruction fetches within the same or next translation granule while an instruction that has been or will be fetched due to sequential execution.

This is a third-party errata (ARM, Inc. 843819); this issue will not be fixed.

### ***Non-Allocating Reads Might Prevent A Store Exclusive From Passing***

[Xilinx Answer 65857](#)

If an ARM Cortex-A53 processor is executing a load and store exclusive instruction in a loop, certain allowed conditions might cause the store exclusive instruction to repeatedly fail. This includes another processor repeatedly writing to the same cache line. In addition, a non-allocating load from another processor might also cause the store exclusive instruction to repeatedly fail.

This is a third-party errata (ARM, Inc. 836870); this issue will not be fixed.

### ***Write Of JMCR In EL0 Does Not Generate An UNDEFINED Exception***

[Xilinx Answer 65858](#)

When EL0 is using AArch32 register width state and a write is performed in EL0 to JMCR, the write is permitted but ignored. The intended behavior is that the instruction should be UNDEFINED.

This is a third-party errata (ARM, Inc. 836919); this issue will not be fixed.



## Boot and Configuration

### ***Boot From NAND Might Fail If There Is Data Corruption In The First Parameter Page***

[Xilinx Answer 68615](#)

When NAND is used as the primary boot device and there is data or CRC corruption in the first parameter page, the CSU Boot ROM (CBR) might fail to boot from the NAND device.

This issue will not be fixed.

## Controller for PCI Express

### ***Sending Modified Compliance Pattern Requires Additional PCIe Register Programming***

[Xilinx Answer 68534](#)

The controller for PCIe is capable of sending both a compliance pattern and a modified compliance pattern. Transmission of a modified compliance pattern requires programming of Device Control Register 2, Enter Modified Compliance bit set to 1.

This issue will not be fixed.

### ***PCIe DMA Status Update Might Happen After Interrupt Is Generated***

[Xilinx Answer 68535](#)

The PCIe DMA controller's data transfer completion status might get updated after a completion interrupt is generated when the destination for the interrupt is configured as PCIe.

This issue will not be fixed.

### ***Under Heavy Read Traffic Conditions, The AXI-PCIe Bridge Arbitration Algorithm Might Incorrectly Select A Winning Requestor***

[Xilinx Answer 68536](#)

Under heavy read traffic conditions, the AXI-PCIe bridge might incorrectly select a winning port requesting arbitration, resulting in additional delay for completion of read requests from specific sources.

This issue will not be fixed.

### ***AXI-PCIe Bridge Does Not Drop MemWr TLP With ECRC Errors***

[Xilinx Answer 68537](#)

The AXI-PCIe bridge does not drop MemWr TLPs with ECRC errors. The host software must check Advanced Error Reporting (AER) registers and determine if there are errors in the packet. An interrupt can be generated to indicate the condition in software.

This issue will not be fixed.

### ***PCIe Generates Two Fatal Errors For Poisoned CfgWr TLPs***

[Xilinx Answer 68539](#)

When configured as an Endpoint, the controller for PCIe transmits two fatal error message packets to the link partner for poisoned CfgWr requests, instead of one.

This issue will not be fixed.

### ***PCIe Logs Incorrect Header In AER Register***

[Xilinx Answer 68540](#)

When advanced error reporting (AER) is enabled and the controller for PCIe receives an unexpected completion packet, it logs the AER header register incorrectly with all 1s.

This issue will not be fixed.

### ***Controller For PCI Express Might Not Exit From Loopback Mode***

[Xilinx Answer 68541](#)

When loopback is enabled in PCIe Gen2 mode and a rate change is requested by the link partner followed by a loopback exit request, the controller might not exit loopback mode if Electrical Idle Ordered Sets (EIOSs) are dropped at the receiver.

This issue will not be fixed.

### ***PCIe DMA Completion Error Status Bit From Aborted DMA Transfers Might Persist Through DMA Channel Reset***

[Xilinx Answer 68542](#)

When a PCIe DMA transfer is aborted and the PCIe DMA channel is unable to finish the DMA transfer, the DMA completion register error status bit persists after a DMA reset is issued.

This issue will not be fixed.

## **DDR Memory Controller**

### ***DDR Memory Controller Does Not Meet tSTAB Requirement For DDR3/DDR4 RDIMMs***

[Xilinx Answer 68543](#)

When the DDR3/DDR4 clock is enabled after exiting from a power-save mode, the stabilization time tSTAB for DDR3/DDR4 RDIMM is not guaranteed, which causes a violation of the registering clock driver specification.

This issue will not be fixed.

## ***Accessing Unimplemented Registers In DDR Controller Causes Slave Error***

[Xilinx Answer 65865](#)

When an unimplemented register in the DDR controller is accessed by a read or write operation, a slave error is incorrectly returned.

This issue will not be fixed.

## **Gigabit Ethernet Controller**

### ***Incorrect Transmission Of Pause Frames In Response To Reception Of Pause Frames With Unicast Or Known Multicast Address***

[Xilinx Answer 68546](#)

When the Gigabit Ethernet controller receives pause frames with a destination address not set to a known multicast address or unicast address, the controller does not inhibit transmission and transmits pause frames incorrectly, leading to compliance failure.

This issue will not be fixed.

## **I2C**

### ***Dynamically Changing Controller Mode To Master From A Previous Slave Mode Might Cause Unnecessary Transfer On The I2C Bus***

[Xilinx Answer 65869](#)

When the I2C controller's mode is dynamically changed from slave to master after a slave address is written, an unwanted start condition might be generated, causing unnecessary transfers on the bus.

This issue will not be fixed.

## **PS-GTR**

### ***PS-GTR Ignores PCIe SKP Ordered Set With Odd Boundary Alignment***

[Xilinx Answer 68547](#)

The deskew block in the PS-GTR block ignores the PCIe SKP ordered set (OS) that is aligned to an odd word boundary. It performs lane-to-lane deskew based on an even word boundary.

This issue will not be fixed.

## Real-Time Processing Unit (RPU)

### ***Self-Modify Code In Non-Cacheable Memory Might Not Work With A Slow Memory System***

[Xilinx Answer 68548](#)

The Cortex-R5 processor might execute an old instruction or a corrupted instruction when a program executing on the processor writes to a non-cacheable memory location that is subsequently used to execute an instruction.

This is a third-party errata (ARM, Inc. 853474). This issue will not be fixed.

### ***Processor Might Deadlock Or Lose Data When Configured With Cache-ECC***

[Xilinx Answer 65878](#)

In a very rare scenario, when the Cortex-R5 processor accesses the cache memory with ECC enabled, resulting in an L1 data cache miss, the store buffer present in the Cortex-R5 processor might enter into a state that prevents any write transactions to proceed to the L1 cache memory or L2 memory system, causing prevention of instruction execution or write data loss scenarios.

This is a third-party errata (ARM, Inc. 780125); this issue will not be fixed.

### ***Watchpoint On A Load Or Store Multiple Might Be Missed***

[Xilinx Answer 65879](#)

A debug event on load multiple and store multiple instructions might not be generated in the Cortex-R5 RPU.

This is a third-party errata (ARM, Inc. 758471); this issue will not be fixed.

## SATA Controller

### ***Switching From Slumber Or Partial Sleep To The Active State Does Not Always Work Properly***

[Xilinx Answer 68971](#)

Wakeup occurs from slumber or partial sleep using the PxCMD [ICC] interface communication control bits, but the controller does not signal the PxIS [DHRS] interrupt response bit, causing the interrupt handler to hang. When using the DMA trigger wakeup bit in the PxCI register, the controller does not initiate an H2D FIS command to the device, causing software to time out and re-enumerate the device.

This issue will not be fixed.

### ***Incorrect Indication Of Overflow As CRC Error***

[Xilinx Answer 65880](#)

The SATA controller reports a CRC error instead of an overflow error in the PxSERR register when there is an overflow condition.

This issue will not be fixed.

### ***Incorrect SRST Completion Indication To SATA Host Software***

[Xilinx Answer 65881](#)

When the SATA host controller software sends SRST OFF FIS to the device, the controller does not set the BSY bit, which incorrectly communicates completion of the SRST FIS command to the host software.

This issue will not be fixed.

### ***SATA Device Sleep State Is Not Supported In The Controller***

[Xilinx Answer 65882](#)

The SATA controller does not support device sleep state.

This issue will not be fixed.

## **SD/SDIO/eMMC Controller**

### ***In An Asynchronous Multiprocessing Environment, The SD/SDIO Tap Delays Might Get Asynchronously Updated, Resulting In Incorrect Configuration Of Tap Delay Settings***

[Xilinx Answer 68549](#)

The SD/SDIO controllers share a common register (with different bit fields) for configuring the tap delay values. In an asynchronous multiprocessing environment, when each processor updates the tap delay settings asynchronously, it is possible that the tap delay settings are not properly updated when the following conditions occur:

1. Processor 0 reads tap delay register for SD/SDIO controller instance 0
2. Processor 1 reads tap delay register for SD/SDIO controller instance 1 (which is the same as instance 0)
3. Processor 1 writes tap delay register for SD/SDIO controller instance 1 (which is the same as instance 0)
4. Processor 0 over-writes (based on step 1) tap delay register for SD/SDIO controller instance 1 (which is the same as instance 0)

Software needs to ensure that only one processor updates the tap delay configurations.

This issue will not be fixed.

### ***Default Value Of SDIO Auto-Tuning Refresh Register Is Incorrect***

[Xilinx Answer 68550](#)

The default value of the auto-tuning refresh register is incorrect and indicates auto-tuning needs to be triggered periodically by the SDIO software.

This issue will not be fixed.

### ***SD Auto-Tuning Requires Received Data Buffer To Be Emptied By Software***

[Xilinx Answer 68551](#)

During the auto-tuning process, the SD host controller fills the received buffer with training data, which needs to be emptied by host software after auto-tuning is completed.

This issue will not be fixed.

### ***Switching From 64-Bit DMA Mode To 32-Bit DMA Mode Might Cause Incomplete Data Transfer***

[Xilinx Answer 65883](#)

When the DMA transfer mode is dynamically changed from 64-bit mode to 32-bit mode in the SD/SDIO controller, the DMA fails to complete the data transfer and generates an error response.

This issue will not be fixed.

## **SPI Controller**

### ***SPI Controller Might Not Update RX\_NEMPTY Flag, Showing Incorrect Status Of The Receive FIFO***

[Xilinx Answer 65885](#)

The RX\_NEMPTY flag in the SPI Controller is not updated for every change in the received FIFO's threshold value. The flag might show an incorrect value and might not reflect the RX FIFO non-empty status.

This issue will not be fixed.

## **System Debug**

### ***ETM Might Assert AFREADY Before All Data Has Been Output***

[Xilinx Answer 68879](#)

The ready signal from the AMBA Trace Bus (ATB) might assert before the entire trace is output.

This is a third-party errata (ARM, Inc. 853172); this issue will not be fixed.

***ETM Might Lose Counter Events While Entering wfx Mode***[Xilinx Answer 68883](#)

If the ETM resources become inactive because of low-power state, there is a one-cycle window during which the counters and the sequencer might ignore counter-at-zero resources.

This is a third-party errata (ARM, Inc. 851871); this issue will not be fixed.

***ETM Might Trace An Incorrect Exception Address***[Xilinx Answer 68884](#)

Under certain conditions, the address in an exception packet might be incorrectly set to the target address of the exception. The trace stream is not corrupted.

This is a third-party errata (ARM, Inc. 851672); this issue will not be fixed.

***APB Access To ETM Space While Core Is In Retention Will Never Complete***[Xilinx Answer 68885](#)

When a core is in retention mode, an APB request to the ETM causes the core to exit retention, but not drive PREADYDBG HIGH, and the APB transaction hangs.

This is a third-party errata (ARM, Inc. 853175); this issue will not be fixed.

***ETM Does Not Report IDLE State When Disabled And Using OS Lock***[Xilinx Answer 68886](#)

When the OS Lock feature is used by software to disable the debug access, the ETM does not indicate when it is safe to power down.

This is a third-party errata (ARM, Inc. 855871); this issue will not be fixed.

***ATB Asynchronous Bridge Breaks Discovery In Integration Mode***[Xilinx Answer 65887](#)

The ATB asynchronous bridge has no support for integration mode. A static 1 output at the source is transferred as a toggling signal to the sink instead of a static 1.

This issue will not be fixed.

## ***TPIU Fails To Output Sync After The Pattern Generator Is Disabled In Normal Mode***

[Xilinx Answer 65889](#)

When the TPIU is configured to operate in normal mode (FFCR.EnFCont==0), the synchronization sequence that is required between the test pattern and the trace data is not generated. Synchronization will be generated later as determined by the synchronization counter.

This is a third-party errata (ARM, Inc. 813569); this issue will not be fixed.

## ***Reset State Of ATB Flush Acknowledge Is Incorrect***

[Xilinx Answer 65890](#)

When any of the following components are held in reset, it will not respond to a flush request: ATB asynchronous bridge, ATB synchronous bridge, ATB funnel, ATB replicator, ATB upsizer, or ATB downsizer.

This is a third-party errata (ARM, Inc. 816720); this issue will not be fixed.

## ***Timestamp Replicator Might Stall Synchronization***

[Xilinx Answer 65892](#)

Under specific clock ratio conditions, the synchronization operation in the timestamp replicator unit might stall, preventing the timestamp consumers to synchronize with the timestamp replicator unit.

This is a third-party errata (ARM, Inc. 832019); this issue will not be fixed.

## **USB 2.0/3.0 Host and Device, and USB 2.0 OTG Controller**

### ***System Might Hang During Suspend/Resume Stages***

[Xilinx Answer 67667](#)

When the USB controller is configured for USB 2.0 and suspend/resume power states are enabled, the controller sends the ULPI PHY a single command to select the termination and transceiver, causing the system to hang when the PHY requires that these be sent in two separate commands.

This issue will not be fixed.

### ***The tPortConfiguration Timer Resets During Recovery, Violating USB 3.0 Specification***

[Xilinx Answer 68553](#)

When the USB 3.0 link transitions through a recovery state before link management packets (LMPs) are exchanged, the tPortConfiguration timer in the controller resets, causing a violation of the USB 3.0 specification.

This issue will not be fixed.



**USB 2.0 Host Controller Does Not Assert Port Reset In Resume State**[Xilinx Answer 68554](#)

When the USB 2.0 host controller is in resume state, it does not drive a port reset if register PORTSC.PR is set to 1.

This issue will not be fixed.

**Incorrect Assertion Of Hot Reset Might Occur In USB 3.0 Host Mode**[Xilinx Answer 68555](#)

When the USB controller is configured in USB 3.0 host mode, the controller might incorrectly enter a recovery state instead of a U1/U2 state when the register PORTSC.PR is set to 1 within a certain timing window, causing a hot reset assertion.

This issue will not be fixed.

**Request For U3 Transition Might Get Dropped When The USB 3.0 Host Controller Transitions From U1 To U2 State**[Xilinx Answer 68556](#)

In the USB 3.0 host mode, if a U3 transition is requested during a certain timing window of a U1 to U2 state transition, the U3 state transition request might be dropped by the controller.

This issue will not be fixed.

**USB Full-Speed Device Does Not Enter Hibernation State During Disconnect**[Xilinx Answer 68557](#)

When the controller is configured as a full-speed device and a USB disconnect happens, the controller does not enter the hibernation state if there are pending IN tokens or acknowledgment packets from the host.

This issue will not be fixed.

## Design Tool Requirements

The devices listed in [Table 1](#), unless otherwise specified, require Xilinx Vivado Design Suite 2017.1 (or later). Refer to [DS925](#), *Zynq UltraScale+ MPSoC Data Sheet: DC and AC Switching Characteristics* for the minimum Vivado® software releases required for production. Xilinx recommends using the latest supported release.

## Traceability

[Figure 1](#) shows an example device top mark for the devices listed in [Table 1](#).



EN285\_01\_033017

Figure 1: Example Device Top Mark

## Additional Questions or Clarification

For additional questions regarding these errata, contact your Xilinx Sales Representative:  
[www.xilinx.com/company/contact/index.htm](http://www.xilinx.com/company/contact/index.htm).

For support resources such as Answers, Documentation, Downloads, and Forums, see the Xilinx Support website at: [www.xilinx.com/support](http://www.xilinx.com/support).

## Revision History

The following table shows the revision history for this document:

Date	Version	Description of Revisions
04/20/2017	1.0	Initial Xilinx release.

## Disclaimer

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at <http://www.xilinx.com/legal.htm#tos>; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at <http://www.xilinx.com/legal.htm#tos>.

## Automotive Applications Disclaimer

AUTOMOTIVE PRODUCTS (IDENTIFIED AS "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE ("SAFETY APPLICATION") UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD ("SAFETY DESIGN"). CUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.