

## Introduction

The LogiCORE™ IP Aurora 8B/10B core supports the AMBA® protocol AXI4-Stream user interface. The core implements the Aurora 8B/10B protocol using the high-speed serial transceivers on the Virtex®-6 LXT, SXT, CXT, HXT, and lower power family and the Spartan®-6 LXT family.

The Aurora 8B/10B core is a scalable, lightweight, link-layer protocol for high-speed serial communication. The protocol is open and can be implemented using Xilinx® FPGA technology. The protocol is typically used in applications requiring simple, low-cost, high-rate, data channels.

The CORE Generator™ software produces source code for Aurora 8B/10B cores with variable datapath width. The cores can be simplex or full-duplex, and feature one of two simple user interfaces and optional flow control.

## Features

- General-purpose data channels with throughput range from 480 Mbps to 84.48 Gbps
- Supports up to any 16 of 36 Virtex-6 FPGA GTX transceivers or 4 of 8 Spartan-6 FPGA GTP transceivers
- Aurora 8B/10B protocol specification v2.2 compliant
- Low resource cost (see [Resource Utilization](#))
- Easy-to-use framing and flow control
- Automatically initializes and maintains the channel
- Full-duplex or simplex operation
- AXI4-Stream (framing) or streaming user interface

LogiCORE IP Facts Table					
Core Specifics					
Supported Device Family <sup>(1)</sup>	Virtex-6 LXT/SXT/CXT/HXT <sup>(2)</sup> Spartan-6 LXT <sup>(3)</sup>				
Supported User Interfaces	AXI4-Stream				
	Resources <sup>(4)</sup>				Frequency
Configuration	LUTs	FFs	DSP Slices	Block RAMs	Max. Freq. <sup>(5)</sup>
Config1	2076	2307	0	0	330 MHz
Provided with Core					
Documentation	Product Specification User Guide				
Design Files	Verilog and VHDL				
Example Design	Verilog and VHDL				
Test Bench	Verilog and VHDL				
Constraints File	Xilinx Constraints File				
Simulation Model	Not Provided				
Tested Design Tools					
Design Entry Tools	CORE Generator tool				
Simulation	ISim 13.1 and Mentor Graphics ModelSim 6.6d				
Synthesis Tools	XST 13.1 and PlanAhead™ 13.1				
Support					
Provided by Xilinx, Inc.					

1. For a complete listing of supported devices, see the [release notes](#) for this core.
2. For more information, see [DS150](#), *Virtex-6 Family Overview*.
3. For more information, see [DS160](#), *Spartan-6 Family Overview*.
4. For device performance numbers, see [Table 2](#) through [Table 9](#).
5. For more complete performance data, see [Performance](#), [page 10](#).

## Functional Overview

The Aurora 8B/10B core is a lightweight, serial communications protocol for multi-gigabit links. It is used to transfer data between devices using one or many GTP/GTX transceivers. Connections can be *full-duplex* (data in both directions) or *simplex* (Figure 1).




Figure 1: Aurora 8B/10B Channel Overview

Aurora 8B/10B cores automatically initialize a channel when they are connected to an Aurora channel partner. After initialization, applications can pass data freely across the channel as *frames* or *streams* of data. Aurora *frames* can be any size, and can be interrupted at any time. Gaps between valid data bytes are automatically filled with *idles* to maintain lock and prevent excessive electromagnetic interference. *Flow control* is optional in Aurora, and can be used to reduce the rate of incoming data, or to send brief, high-priority messages through the channel.

*Streams* are implemented in the Aurora 8B/10B core as a single, unending frame. Whenever data is not being transmitted, idles are transmitted to keep the link alive. The Aurora 8B/10B core detects single-bit, and most multi-bit errors using 8B/10B coding rules. Excessive bit errors, disconnections, or equipment failures cause the core to reset and attempt to re-initialize a new channel.

## Applications

Aurora 8B/10B cores can be used in a wide variety of applications because of their low resource cost, scalable throughput, and flexible data interface. Examples of Aurora 8B/10B core applications include:

- **Chip-to-chip links:** Replacing parallel connections between chips with high-speed serial connections can significantly reduce the number of traces and layers required on a PCB. The core provides the logic needed to use GTP/GTX transceivers, with minimal FPGA resource cost.
- **Board-to-board and backplane links:** The Aurora 8B/10B core uses standard 8B/10B encoding, making it compatible with many existing hardware standards for cables and backplanes. Aurora 8B/10B cores can be scaled, both in line rate and channel width, to allow inexpensive legacy hardware to be used in new, high-performance systems.
- **Simplex connections (unidirectional):** In some applications there is no need for a high-speed back channel. The Aurora protocol provides several ways to perform unidirectional channel initialization, making it possible to use the GTP/GTX transceivers when a back channel is not available, and to reduce costs due to unused full-duplex resources.
- **ASIC applications:** The Aurora protocol is not limited to FPGAs, and can be used to create scalable, high-performance links between programmable logic and high-performance ASICs. The simplicity of the Aurora protocol leads to low resource costs in ASICs as well as in FPGAs, and design resources like the Aurora bus functional model (ABFM 8B/10B) with compliance testing make it easy to get an Aurora channel up and running.

**Note:** Contact Xilinx Sales or Auroramkt@xilinx.com for information on licensing the Aurora 8B/10B core for ASIC applications.

## Functional Blocks




Figure 2: Aurora 8B/10B Core Block Diagram

Figure 2 shows a block diagram of the implementation of the Aurora 8B/10B core. The major functional modules of the Aurora 8B/10B core are:

- **Lane logic:** Each GTP/GTX transceiver is driven by an instance of the lane logic module, which initializes each individual GTP/GTX transceiver and handles the encoding and decoding of control characters and error detection.

- **Global logic:** The global logic module in each Aurora 8B/10B core performs the bonding and verification phases of channel initialization. While the channel is operating, the module generates the random idle characters required by the Aurora protocol and monitors all the lane logic modules for errors.
- **RX user interface:** The RX user interface moves data from the channel to the application. Streaming data is presented using a simple stream interface equipped with a data bus and a data valid signal. Frames are presented using a standard AXI4-Stream interface. This module also performs flow control functions.
- **TX user interface:** The TX user interface moves data from the application to the channel. A stream interface with a data valid and a ready signal is used for streaming data. A standard AXI4-Stream interface is used for data frames. The module also performs flow control TX functions. The module has an interface for controlling clock compensation (the periodic transmission of special characters to prevent errors due to small clock frequency differences between connected Aurora 8B/10B cores). This interface is normally driven by a standard clock compensation manager module provided with the Aurora 8B/10B core, but it can be turned off, or driven by custom logic to accommodate special needs.

## Core Parameters

The users can customize Aurora 8B/10B cores by setting the parameters for the core using the CORE Generator software. Table 1 describes the customizable parameters. For examples of the GUI, see the *LogiCORE IP Aurora 8B/10B v6.2 User Guide*.

Table 1: Core Parameters

Parameter	Description	Values Supported
Aurora Lanes	The number of GTP/GTX transceivers used in the channel.	Virtex-6 devices GTX: 1 to 16  Spartan-6 devices GTP: 1, 2, and 4
Lane Width	The Virtex-6 FPGA GTX transceivers and Spartan-6 FPGA GTP transceivers in the core are set to use 2-byte as well as 4-byte user data.	Virtex-6 devices GTX: 2/4 bytes  Spartan-6 devices GTP: 2/4 bytes
Dataflow Mode	The type of channel to be generated by the CORE Generator software. Can be full-duplex, simplex in the TX direction, simplex in the RX direction, or two separate simplex modules (one TX and one RX) sharing the same GTP/GTX transceivers.	Full-Duplex Simplex-TX Simplex-RX RX/TX Simplex
Back Channel	There are two types of Simplex Aurora 8B/10B cores: <ul style="list-style-type: none"> <li>• Sidebands: Simplex TX state transition is through Sideband signals from the Simplex partner</li> <li>• Timer: Simplex TX state transition during initialization is achieved through a built-in Timer instead of sidebands</li> </ul>	Sidebands Timer
Flow Control	Enables optional Aurora flow control. There are two types: <ul style="list-style-type: none"> <li>• Native Flow Control (NFC): NFC allows full-duplex receivers to control the rate of incoming data. Completion mode NFC forces idles when frames are complete. Immediate mode NFC forces idles as soon as the flow control message arrives.</li> <li>• User Flow Control (UFC): UFC allows applications to send each other brief high priority messages through the channel.</li> </ul>	None NFC Immediate NFC Completion UFC UFC and NFC Immediate UFC and NFC Completion


Table 1: Core Parameters (Cont'd)

Parameter	Description	Values Supported
Interface	<p>The user can specify one of two types of interfaces:</p> <ul style="list-style-type: none"> <li>• Framing: The framing user interface is AXI4-Stream compliant. After initialization, it allows framed data to be sent across the Aurora channel. Framing interface cores tend to be larger because of their comprehensive word alignment and control character stripping logic.</li> <li>• Streaming: The streaming user interface allows users to start a single, infinite frame. After initialization, the user writes words to the frame using a simple register style interface with a data valid signal.</li> </ul>	<p>Framing (AXI4-Stream) Streaming</p>
Line Rate	<p>The line rate dictates the speed at which the Transceiver works. This parameter relates to performance of the Aurora 8B/10B core. Choose the higher line rate for better performance. See the <i>LogiCORE IP Aurora 8B/10B v6.2 User Guide</i> for detailed instructions.</p>	<p>Virtex-6 LXT/SXT devices GTX transceiver: 600 Mbps to 6.6 Gbps</p> <p>Virtex-6 CXT devices GTX transceiver: 675 Mbps to 3.75 Gbps</p> <p>Lower-power Virtex-6 devices GTX transceiver: 600 Mbps to 5.0 Gbps</p> <p>Spartan-6 devices GTP transceiver: 614 Mbps to 3.125 Gbps</p>
GT REFCLK (MHz)	<p>The CORE Generator software generates set of frequencies in MHz based on the given line rate to set the Transceiver Reference clock frequency for the selected Virtex-6 and Spartan-6 FPGA transceiver(s). See the <i>LogiCORE IP Aurora 8B/10B v6.2 User Guide</i> for detailed instructions.</p>	<p>A selection of reference clock frequency based on the selected line rate and available clock multipliers in the:</p> <ul style="list-style-type: none"> <li>• Virtex-6 FPGA GTX transceivers</li> <li>• Spartan-6 FPGA GTP transceivers</li> </ul>
GT REFCLK Source 1 and GT REFCLK Source 2	<p>GTP/GTX transceivers can be fed a reference clock from a variety of dedicated and non-dedicated clock networks. See the <i>LogiCORE IP Aurora 8B/10B v6.2 User Guide</i> for instructions to select the best reference clock network for a given application.</p>	<p>Virtex-6 devices: GTXQ clocks Spartan-6 devices: GTPD clocks</p>
Lane Assignment	<p>The CORE Generator software provides a graphical interface that allows users to assign lanes to specific GTP/GTX transceivers. The <i>Virtex-6 FPGA GTX Transceivers User Guide</i> and <i>Spartan-6 FPGA GTP Transceivers User Guide</i> include guidelines for placing GTP/GTX transceivers for best timing results.</p>	<p>Any combination of GTP/GTX transceivers can be selected. It is recommended to select the transceivers consecutively to meet timing closure. See the <i>LogiCORE IP Aurora 8B/10B v6.2 User Guide</i> for more information.</p>

## Core Interfaces

The parameters used to generate each Aurora 8B/10B core determine the interfaces available (Figure 3) for that specific core. The Aurora 8B/10B cores have four to six interfaces:

- [User Interface, page 7](#)
- [User Flow Control Interface, page 7](#)
- [Native Flow Control Interface, page 7](#)
- [Transceiver Interface, page 7](#)
- [Clock Interface, page 7](#)
- [Clock Compensation Interface, page 7](#)



DS797\_03\_072610

Figure 3: Top-Level Interface

## User Interface

This interface includes all the ports needed to read and write *streaming* or *framed* data to and from the Aurora 8B/10B core. AXI4-Stream ports are used if the Aurora 8B/10B core is generated with a framing interface; for streaming modules, the interface consists of a simple set of data ports and data valid ports. Full-duplex cores include ports for both transmit and receive; simplex cores use only the ports they require to send data in the direction they support. The width of the data ports in all interfaces depends on the number of GTP/GTX transceivers in the core, and on the width selected for these transceivers.

## User Flow Control Interface

If the core is generated with user flow control (UFC) enabled, a UFC interface is created. The TX side of the UFC interface consists of a request and an acknowledge port that are used to start a UFC message, and a 3-bit port to specify the length of the message. The user supplies the message data to the data port of the user interface; immediately after a UFC request is acknowledged, the user interface indicates it is no longer ready for normal data, thereby allowing UFC data to be written to the data port.

The RX side of the UFC interface consists of a set of AXI4-Stream ports that allows the UFC message to be read as a frame. Full-duplex modules include both TX and RX UFC ports; simplex modules retain only the interface they need to send data in the direction they support.

## Native Flow Control Interface

If the core is generated with native flow control (NFC) enabled, an NFC interface is created. This interface includes a request and an acknowledge port that are used to send NFC messages, and a 4-bit port to specify the number of idle cycles requested.

## Transceiver Interface

This interface includes the serial I/O ports of the GTP/GTX transceivers, and the control and status ports of the Aurora 8B/10B core. This interface is the user's access to control functions such as reset, loopback, channel bonding, clock correction, and powerdown. Status information about the state of the channel, and error information is also available here.

## Clock Interface

This interface is most critical for correct Aurora 8B/10B core operation. The clock interface has ports for the reference clocks that drive the GTP/GTX transceivers, and ports for the parallel clocks that the Aurora 8B/10B core shares with application logic.

## Clock Compensation Interface

This interface is included in modules that transmit data, and is used to manage clock compensation. Whenever the DO\_CC port is driven High, the core stops the flow of data and flow control messages, then sends clock compensation sequences. For modules with UFC and NFC, the WARN\_CC port prevents UFC messages and CC sequences from colliding. Each Aurora 8B/10B core is accompanied by a clock compensation management module that is used to drive the clock compensation interface in accordance with the *Aurora 8B/10B Protocol Specification*. When the same physical clock is used on both sides of the channel, WARN\_CC and DO\_CC should be tied Low. For more details about clock compensation, see the *LogiCORE IP Aurora 8B/10B v6.2 User Guide*.

## Resource Utilization

Table 2 through Table 9 show the number of look-up tables (LUTs) and flip-flops (FFs) used in selected Aurora modules. The Aurora 8B/10B core is also available in configurations not shown in the tables; the estimated resource usage for these other modules can be extrapolated from the tables. These tables do not include the additional resource usage for flow control. These tables do not include the additional resource usage for the example design modules such as FRAME\_GEN and FRAME\_CHECK.

Table 2: Virtex-6 LXT/SXT/CXT/HXT Family Resource Usage for Streaming for 2-byte Lane Width

Virtex-6 LXT/SXT/CXT/HXT Family			Streaming			
			Duplex	Simplex		
Lanes	Lane Width	Resource Type	Full-Duplex	TX Only	RX Only	RX/TX
1	2	FFs	243	162	131	263
		LUTs	209	134	102	202
2	2	FFs	405	218	262	466
		LUTs	345	181	196	377
4	2	FFs	678	319	438	743
		LUTs	579	284	320	585
8	2	FFs	1219	516	789	1292
		LUTs	1112	505	573	1042
16	2	FFs	2307	916	1493	2396
		LUTs	2070	820	1073	1874

Table 3: Virtex-6 LXT/SXT/CXT/HXT Family Resource Usage for Framing for 2-byte Lane Width

Virtex-6 LXT/SXT/CXT/HXT Family			Framing			
			Duplex	Simplex		
Lanes	Lane Width	Resource Type	Full-Duplex	TX Only	RX Only	RX/TX
1	2	FFs	265	170	145	285
		LUTs	225	140	111	224
2	2	FFs	457	227	305	518
		LUTs	375	191	227	410
4	2	FFs	765	333	481	800
		LUTs	641	269	335	582
8	2	FFs	1373	538	890	1416
		LUTs	1124	459	628	1010
16	2	FFs	2627	954	1744	2686
		LUTs	2200	750	1240	1944



Table 4: Virtex-6 LXT/SXT/CXT/HXT Family Resource Usage for Streaming for 4-byte Lane Width

Virtex-6 LXT/SXT/CXT/HXT Family			Streaming			
Lanes	Lane Width	Resource Type	Duplex	Simplex		
			Full-Duplex	TX Only	RX Only	RX/TX
1	4	FFs	321	176	173	335
		LUTs	271	148	123	262
2	4	FFs	579	258	356	600
		LUTs	508	230	256	475
4	4	FFs	1034	407	656	1049
		LUTs	927	376	469	839
8	4	FFs	1945	706	1255	1948
		LUTs	1659	626	892	1486
16	4	FFs	3768	1305	2455	3747
		LUTs	3273	1153	1759	2953

Table 5: Virtex-6 LXT/SXT/CXT/HXT Family Resource Usage for Framing for 4-byte Lane Width

Virtex-6 LXT/SXT/CXT/HXT Family			Framing			
Lanes	Lane Width	Resource Type	Duplex	Simplex		
			Full-Duplex	TX Only	RX Only	RX/TX
1	4	FFs	366	181	217	384
		LUTs	303	146	155	288
2	4	FFs	663	269	431	686
		LUTs	549	209	314	502
4	4	FFs	1180	422	791	1199
		LUTs	960	308	580	879
8	4	FFs	2249	729	1544	2260
		LUTs	1778	531	1130	1601
16	4	FFs	4338	1344	3001	4303
		LUTs	3543	927	2233	3100

Table 6: Spartan-6 LXT Family Resource Usage for Streaming for 2-byte Lane Width

Spartan-6 LXT Family			Streaming			
Lanes	Lane Width	Resource Type	Duplex	Simplex		
			Full-Duplex	TX Only	RX Only	RX/TX
1	2	FFs	243	157	126	258
		LUTs	198	122	96	200
2	2	FFs	406	206	259	454
		LUTs	340	171	191	351
4	2	FFs	677	299	435	723
		LUTs	601	263	308	569

Table 7: Spartan-6 LXT Family Resource Usage for Framing for 2-byte Lane Width

Spartan-6 LXT Family			Framing			
			Duplex	Simplex		
Lanes	Lane Width	Resource Type	Full-Duplex	TX Only	RX Only	RX/TX
1	2	FFs	264	166	142	282
		LUTs	217	133	105	223
2	2	FFs	454	217	302	506
		LUTs	362	181	220	388
4	2	FFs	762	313	508	810
		LUTs	648	266	363	621

Table 8: Spartan-6 LXT Family Resource Usage for Streaming for 4-byte Lane Width

Spartan-6 LXT Family			Streaming			
			Duplex	Simplex		
Lanes	Lane Width	Resource Type	Full-Duplex	TX Only	RX Only	RX/TX
1	4	FFs	318	171	170	329
		LUTs	263	137	117	249
2	4	FFs	583	246	383	618
		LUTs	516	211	284	489
4	4	FFs	1035	393	683	1065
		LUTs	947	374	493	867

Table 9: Spartan-6 LXT Family Resource Usage for Framing for 4-byte Lane Width

Spartan-6 LXT Family			Framing			
			Duplex	Simplex		
Lanes	Lane Width	Resource Type	Full-Duplex	TX Only	RX Only	RX/TX
1	4	FFs	369	175	214	378
		LUTs	312	139	149	291
2	4	FFs	666	256	458	704
		LUTs	553	199	351	529
4	4	FFs	1183	401	818	1209
		LUTs	1004	300	621	896

## Performance

[Config1](#) cited in the LogiCORE IP Facts Table runs at 330 MHz in a Virtex-6 LX240T-FF1156 device with -2 speed grade. Config1 is a 16-lane Aurora 8B/10B core with Streaming interface, 2-byte lane width, Duplex dataflow, targeting a 6.6 Gbps line rate.

The Aurora 8B/10B cores listed in [Table 2, page 8](#) through [Table 9](#) run at 156.25 MHz in devices with speed grades ranging from -1 to -3. For more details about performance and core latency, see the *LogiCORE IP Aurora 8B/10B v6.2 User Guide*.

## Verification

Aurora 8B/10B cores are verified for protocol compliance using an array of automated hardware and simulation tests. The core comes with an example design implemented using a linear feedback shift register (LFSR) for understanding/verification of the core features.

The Aurora 8B/10B core is verified using the Aurora 8B/10B BFM and proprietary custom test benches. The Aurora 8B/10B BFM verifies the protocol compliance along with interface level checks and error scenarios. An automated test system runs a series of simulation tests on the most widely used set of design configurations chosen at random. Aurora 8B/10B cores are also tested in hardware for functionality, performance, and reliability using Xilinx GTP/GTX transceiver demonstration boards. Aurora verification test suites for all possible modules are continuously being updated to increase test coverage across the range of possible parameters for each individual module.

Table 10: Boards Used for Verification

Test Boards
ML623
ML605
SP605

## Support

Xilinx provides technical support for this LogiCORE IP product when used as described in the product documentation. Xilinx cannot guarantee timing, functionality, or support of product if implemented in devices that are not defined in the documentation, if customized beyond that allowed in the product documentation, or if changes are made to any section of the design labeled DO NOT MODIFY.

## Ordering Information

This Xilinx LogiCORE IP module is included at no additional charge with the Xilinx ISE® Design Suite software and is provided under the terms of the [Xilinx End User License Agreement](#). The core is generated using the Xilinx CORE Generator software, which is a standard component of the Xilinx ISE software.

For more information, visit the [Aurora 8B/10B product page](#).

Information about additional LogiCORE IP modules can be found on the [Xilinx.com Intellectual Property page](#). Contact your local Xilinx [sales representative](#) for pricing and availability.

## References

1. [SP002](#), *Aurora 8B/10B Protocol Specification*
2. [AMBA AXI4-Stream Protocol Specification](#)
3. UG058, *Aurora 8B/10B Bus Functional Model User Guide* (Contact: [auroramkt@xilinx.com](mailto:auroramkt@xilinx.com))
4. [UG766](#), *LogiCORE IP Aurora 8B/10B v6.2 User Guide*
5. [UG366](#), *Virtex-6 FPGA GTX Transceivers User Guide*
6. [UG386](#), *Spartan-6 FPGA GTP Transceivers User Guide*

---

---

## Revision History

The following table shows the revision history for this document:

Date	Version	Description of Revisions
09/21/10	1.0	First release of the core with AXI interface support. The previous release of this document was DS637.
03/01/11	1.1	Updated document with v6.2 core changes for the ISE software 13.1 release. Removed Virtex-5 device references.

## Notice of Disclaimer

Xilinx is providing this product documentation, hereinafter "Information," to you "AS IS" with no warranty of any kind, express or implied. Xilinx makes no representation that the Information, or any particular implementation thereof, is free from any claims of infringement. You are responsible for obtaining any rights you may require for any implementation based on the Information. All specifications are subject to change without notice. XILINX EXPRESSLY DISCLAIMS ANY WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE INFORMATION OR ANY IMPLEMENTATION BASED THEREON, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF INFRINGEMENT AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. Except as stated herein, none of the Information may be copied, reproduced, distributed, republished, downloaded, displayed, posted, or transmitted in any form or by any means including, but not limited to, electronic, mechanical, photocopying, recording, or otherwise, without the prior written consent of Xilinx.