LogiCORE IP AXI to AHB-Lite Bridge v2.1

Product Guide for Vivado Design Suite

PG177 December 18, 2013
Table of Contents

IP Facts

Chapter 1: Overview
  AXI4 Slave Interface ................................................................. 5
  AHB-Lite Master Interface ......................................................... 6
  Timeout Module ................................................................. 6
  Unsupported Features ........................................................... 7
  Licensing and Ordering Information ........................................ 7

Chapter 2: Product Specification
  Standards ................................................................. 8
  Performance ................................................................. 8
  Resource Utilization ........................................................ 9
  Port Descriptions .......................................................... 10
  Register Space ............................................................. 13

Chapter 3: Designing with the Core
  Clocking ................................................................. 14
  Resets ................................................................. 14
  Memory Mapping ........................................................ 14
  Data Width ............................................................. 14
  Narrow Transfers ......................................................... 15
  Endianness .............................................................. 15
  Address/Data Translation ............................................... 15
  Read and Write Ordering ............................................... 15
  1 KB Burst Crossing ................................................... 16
  Bridge Timeout Condition ........................................... 16
  AXI4 Response Signaling .............................................. 16
  Protection and Cache Support ....................................... 17
  Bridge Transaction Translation ................................... 18
  Timing Diagrams ........................................................ 20

Chapter 4: Customizing and Generating the Core
  Vivado Integrated Design Environment ................................ 36
### Table of Contents

- **Chapter 5: Constraining the Core**
- **Chapter 6: Simulation**
- **Chapter 7: Synthesis and Implementation**
  - Implementing the Example Design ........................................... 44
  - Simulating the Example Design ........................................... 45
- **Chapter 8: Example Design**
- **Chapter 9: Test Bench**

### Appendix A: Migrating and Upgrading
- Migrating to the Vivado Design Suite ...................................... 47
- Upgrading in the Vivado Design Suite ..................................... 47

### Appendix B: Debugging
- Finding Help on Xilinx.com .................................................... 48
- Debug Tools ............................................................................. 50

### Appendix C: Additional Resources
- Xilinx Resources ....................................................................... 51
- References .................................................................................. 51
- Revision History .......................................................................... 52
- Notice of Disclaimer ................................................................... 52
Introduction

The ARM® AMBA® AXI4 to Advanced High Performance Bus (AHB-Lite) Bridge translates AXI4 transactions into AHB-Lite transactions. It functions as a slave on the AXI4 interface and as a master on the AHB-Lite interface. The AXI4 to AHB-Lite Bridge main use model is to connect the AHB-Lite slaves with AXI4 masters.

Features

AXI4 Slave Interface:
- AXI4 interface is based on the AXI4 specification
- Connects as a 32/64-bit slave on 32/64-bit AXI4
- Supports 1:1 (AXI4:AHB) synchronous clock ratio
- Incrementing burst transfers (length 1 to 256)
- Wrapping burst transfers (length 2, 4, 8, and 16)
- Fixed burst transfers (of length 1 to 16)
- Narrow transfers
- Limited cache encoding and limited protection unit support
- Address/data phase timeout

AHB-Lite Master Interface:
- Connects as a 32/64-bit master on 32/64-bit AHB-Lite interface
- Supports single burst transfers
- Wrapping burst transfers (length 4, 8, and 16)
- Incrementing burst transfers (length 4, 8, 16, and undefined burst length
- Limited protection control
- Narrow transfers
- AHB-Lite master does not issue incrementing burst transfers that cross 1 KB address boundaries

<table>
<thead>
<tr>
<th>LogiCORE IP Facts Table</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Core Specifics</strong></td>
</tr>
<tr>
<td>Supported Device Family[1]</td>
</tr>
<tr>
<td>Supported User Interfaces</td>
</tr>
<tr>
<td>Resources</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Provided with Core</th>
</tr>
</thead>
<tbody>
<tr>
<td>Design Files</td>
</tr>
<tr>
<td>Example Design</td>
</tr>
<tr>
<td>Test Bench</td>
</tr>
<tr>
<td>Constraints File</td>
</tr>
<tr>
<td>Simulation Model</td>
</tr>
<tr>
<td>Supported S/W Driver</td>
</tr>
</tbody>
</table>

<table>
<thead>
<tr>
<th>Tested Design Flows[2]</th>
</tr>
</thead>
<tbody>
<tr>
<td>Design Entry</td>
</tr>
<tr>
<td>Simulation</td>
</tr>
<tr>
<td>Synthesis</td>
</tr>
</tbody>
</table>

Support

Provided by Xilinx @ www.xilinx.com/support

Notes:
1. For a complete list of supported devices, see Vivado IP catalog.
2. For the supported versions of the tools, see the Xilinx Design Tools: Release Notes Guide.
Overview

The AXI4 to AHB-Lite Bridge translates AXI4 transactions into AHB-Lite transactions. The bridge functions as a slave on the AXI4 interface and as a master on the AHB-Lite interface. AXI4 to AHB-Lite Bridge block diagram is shown in Figure 1-1 and described in following sections.

![AXI4 to AHB-Lite Bridge Block Diagram](image)

**Figure 1-1: AXI4 to AHB-Lite Bridge Block Diagram**

### AXI4 Slave Interface

The AXI4 slave interface module provides a bidirectional slave interface. The AXI4 address width is fixed at 32 bits. The AXI4 data bus width can be either 32 or 64. The AXI4 to AHB-Lite Bridge supports the same data width on both the AXI4 and AHB-Lite interfaces.

When both write and read transfers are simultaneously requested on the AXI4 interface, the read request is given a higher priority than the write request.


**AXI4 Write State Machine**

The AXI4 write state machine is part of the AXI4 slave interface module and functions on AXI4 write channels. This module controls AXI4 write accesses and generates the write response. If a bridge timeout occurs, this module completes the AXI4 write transaction with a SLVERR response.


**AXI4 Read State Machine**

The AXI4 read state machine is part of the AXI4 slave interface module and functions on AXI4 read channels. This module controls the AXI4 read accesses and generates the read response. If a bridge timeout occurs, this module completes the AXI4 read transaction with a SLVERR response.


**AHB-Lite Master Interface**

The AHB-Lite master interface module provides the AHB-Lite master interface. The AHB-Lite address width is fixed at 32 bits and the data bus width can be either 32 or 64 bits.


**AHB State Machine**

The AHB state machine is part of the AHB-Lite master interface module.

When the AXI4 interface initiates a write access, the AHB state machine module receives the control signals and data from AXI4 slave interface, then transfers the same to the equivalent AHB-Lite write access. This module also transfers the AHB-Lite write response to the AXI4 slave interface.

When the AXI4 interface initiates a read access, the AHB state machine module receives the control signals from AXI4 slave interface, then transfers the same to the equivalent AHB-Lite read access. This module also transfers AHB-Lite read data and read response to the AXI4 slave interface.


**Timeout Module**

The timeout module generates the timeout when the AHB-Lite slave is not responding to the AHB transaction. This is parameterized and generates the timeout only when its value is non-zero.

The timeout module waits for number of AXI4 clocks indicated by parameterized timeout value for the AHB-Lite slave response and generates the timeout if the AHB slave does not respond.
Unsupported Features

AXI4 Slave Interface

• Data bus widths greater than 64
• No registers are implemented because posted writes
• Locked, Barrier, trust zone, and exclusive operations
• Out-of-order read transaction completion
• Out-of-order write transaction completion
• Unaligned/Sparse burst transfers (holes in strobes)
• EXOKAY and DECERR responses to AXI4
• Low-power state
• Secure accesses

AHB-Lite Master interface

• Data bus widths greater than 64
• Cacheable access

Licensing and Ordering Information

This Xilinx LogiCORE™ IP module is provided at no additional cost with the Xilinx Vivado® Design Suite under the terms of the Xilinx End User License.

Information about this and other Xilinx LogiCORE IP modules is available at the Xilinx Intellectual Property page. For information on pricing and availability of other Xilinx LogiCORE IP modules and tools, contact your local Xilinx sales representative.
Product Specification

Standards

AXI4 interface is based on the AXI4 specification and AHB-Lite interface based on the AHB specification.

Performance

Performance characterization of this core has been done using margin system methodology. The details of the margin system characterization methodology is described in "Vivado IP Optimization (F\text{Max} Characterization) appendix," in the *Vivado Design Suite User Guide: Designing With IP* (UG896) [Ref 2].

*Note:* Maximum frequency numbers for Zynq®-7000 devices are expected to be similar to 7 series device numbers.

*Table 2-1: Maximum Frequencies*

<table>
<thead>
<tr>
<th>Family</th>
<th>Speed Grade</th>
<th>F\text{Max} (MHz)</th>
</tr>
</thead>
<tbody>
<tr>
<td></td>
<td>AXI4</td>
<td></td>
</tr>
<tr>
<td>Virtex-7</td>
<td>–1</td>
<td>200</td>
</tr>
<tr>
<td>Kintex-7</td>
<td>–1</td>
<td>200</td>
</tr>
<tr>
<td>Artix-7</td>
<td>–1</td>
<td>150</td>
</tr>
<tr>
<td>Virtex-7</td>
<td>–2</td>
<td>240</td>
</tr>
<tr>
<td>Kintex-7</td>
<td>–2</td>
<td>240</td>
</tr>
<tr>
<td>Artix-7</td>
<td>–2</td>
<td>180</td>
</tr>
<tr>
<td>Virtex-7</td>
<td>–3</td>
<td>280</td>
</tr>
<tr>
<td>Kintex-7</td>
<td>–3</td>
<td>280</td>
</tr>
<tr>
<td>Artix-7</td>
<td>–3</td>
<td>200</td>
</tr>
</tbody>
</table>
Latency

The best possible core configuration has been selected for calculating the read and write latency for the increment, wrapping, and fixed type of burst transfers. The read latency from read address valid \( (s\_axi\_arvalid) \) to the data beat \( (s\_axi\_rvalid) \) of AXI4 to AHB-Lite Bridge is four clock cycles.

The write latency from write address valid \( (s\_axi\_awvalid) \) to the availability of valid data on AHB data bus is three clock cycles.

Resource Utilization

*Note:* Resource utilization numbers for UltraScale™ architecture and Zynq-7000 devices are expected to be similar to 7 series device numbers.

7 Series FPGAs

Table 2-2 provides approximate resource counts for the various core options using 7 series FPGAs.

<table>
<thead>
<tr>
<th>Parameter Values</th>
<th>Device Resources</th>
</tr>
</thead>
<tbody>
<tr>
<td>Data Width</td>
<td>Slices</td>
</tr>
<tr>
<td>ID Width</td>
<td></td>
</tr>
<tr>
<td>Timeout</td>
<td></td>
</tr>
<tr>
<td>Supports Narrow Burst Transfers</td>
<td></td>
</tr>
<tr>
<td>32</td>
<td>182</td>
</tr>
<tr>
<td>0</td>
<td>179</td>
</tr>
<tr>
<td>0</td>
<td>216</td>
</tr>
<tr>
<td>1</td>
<td>239</td>
</tr>
<tr>
<td>0</td>
<td>247</td>
</tr>
<tr>
<td>128</td>
<td>226</td>
</tr>
<tr>
<td>256</td>
<td>219</td>
</tr>
</tbody>
</table>
## Port Descriptions

Table 2-3 shows the I/O signals of the AXI4 to AHB-Lite Bridge.

### Table 2-3: I/O Signal Description

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Interface</th>
<th>I/O</th>
<th>Initial State</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>AXI4 Interface System Signals</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>s_axi_aclk</td>
<td>System</td>
<td>I</td>
<td>–</td>
<td>AXI4 clock.</td>
</tr>
<tr>
<td>s_axi_arresetn</td>
<td>System</td>
<td>I</td>
<td>–</td>
<td>AXI4 reset, active-Low.</td>
</tr>
<tr>
<td><strong>AXI4 Write Address Channel Signals</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>s_axi_awid</td>
<td>AXI4</td>
<td>I</td>
<td>–</td>
<td>Write address ID. This signal is the identification tag for the write address group of signals. Width of the port is your ID width. This port does not generate if ID width is zero.</td>
</tr>
<tr>
<td>s_axi_awlen[7:0]</td>
<td>AXI4</td>
<td>I</td>
<td>–</td>
<td>Burst length. The burst length gives the exact number of transfers in a burst.</td>
</tr>
<tr>
<td>s_axi_awsize[2:0]</td>
<td>AXI4</td>
<td>I</td>
<td>–</td>
<td>Burst size. Indicates the size of each transfer in the burst.</td>
</tr>
<tr>
<td>s_axi_awburst[1:0]</td>
<td>AXI4</td>
<td>I</td>
<td>–</td>
<td>Burst type. The burst type coupled with the size information details how the address for each transfer within the burst is calculated.</td>
</tr>
<tr>
<td>s_axi_awcache[3:0]</td>
<td>AXI4</td>
<td>I</td>
<td>–</td>
<td>Cache type. Indicates the bufferable, cacheable, write-through, write-back, and allocate attributes of the transaction.</td>
</tr>
<tr>
<td>s_axi_awlock</td>
<td>AXI4</td>
<td>I</td>
<td>–</td>
<td>Lock type. This signal provides additional information about the atomic characteristics of the transfer.</td>
</tr>
<tr>
<td>s_axi_awaddr[31:0]</td>
<td>AXI4</td>
<td>I</td>
<td>–</td>
<td>AXI4 Write address. The write address bus gives the address of the first transfer in a write burst transaction.</td>
</tr>
<tr>
<td>s_axi_awprot[2:0]</td>
<td>AXI4</td>
<td>I</td>
<td>–</td>
<td>Protection type. Indicates the normal, privileged, or secure protection level of the write transaction and whether the transaction is a data access or an instruction access. The default value is a normal non-secure data access.</td>
</tr>
<tr>
<td>s_axi_awvalid</td>
<td>AXI4</td>
<td>I</td>
<td>–</td>
<td>Write address valid. Indicates that valid write address and control information are available.</td>
</tr>
<tr>
<td>s_axi_awready</td>
<td>AXI4</td>
<td>O</td>
<td>0</td>
<td>Write address ready. Indicates that the slave is ready to accept an address and associated control signals.</td>
</tr>
<tr>
<td><strong>AXI4 Write Data Channel Signals</strong></td>
<td></td>
<td></td>
<td></td>
<td></td>
</tr>
<tr>
<td>s_axi_wdata</td>
<td>AXI4</td>
<td>I</td>
<td>–</td>
<td>Write data bus. 32 or 64 data width is supported by the AHB-Lite Bridge.</td>
</tr>
</tbody>
</table>
Chapter 2: Product Specification

**Table 2-3: I/O Signal Description (Cont’d)**

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Interface</th>
<th>I/O</th>
<th>Initial State</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>s_axi_wstrb</td>
<td>AXI4</td>
<td>I</td>
<td>–</td>
<td>Write strobes. Indicates which byte lanes to update in memory. The 4/8-bit width port is created when 32/64-bit data width is selected respectively.</td>
</tr>
<tr>
<td>s_axi_wvalid</td>
<td>AXI4</td>
<td>I</td>
<td>–</td>
<td>Write valid. Indicates that valid write data and strobes are available.</td>
</tr>
<tr>
<td>s_axi_wlast</td>
<td>AXI4</td>
<td>I</td>
<td>–</td>
<td>Write last. Indicates the last transfer in a write burst.</td>
</tr>
<tr>
<td>s_axi_wready</td>
<td>AXI4</td>
<td>O</td>
<td>0</td>
<td>Write ready. Indicates that the slave can accept the write data.</td>
</tr>
</tbody>
</table>

**AXI4 Write Response Channel Signals**

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Interface</th>
<th>I/O</th>
<th>Initial State</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>s_axi_bid</td>
<td>AXI4</td>
<td>O</td>
<td>0</td>
<td>Response ID. The identification tag of the write response. Width of the port is your ID width. This port does not generate if ID width is zero.</td>
</tr>
<tr>
<td>s_axi_bresp[1:0]</td>
<td>AXI4</td>
<td>O</td>
<td>0</td>
<td>Write response. Indicates the status of the write transaction.</td>
</tr>
<tr>
<td>s_axi_bvalid</td>
<td>AXI4</td>
<td>O</td>
<td>0</td>
<td>Write response valid. Indicates that a valid write response is available.</td>
</tr>
<tr>
<td>s_axi_bready</td>
<td>AXI4</td>
<td>I</td>
<td>–</td>
<td>Response ready. Indicates that the master can accept the response information.</td>
</tr>
</tbody>
</table>

**AXI4 Read Address Channel Signals**

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Interface</th>
<th>I/O</th>
<th>Initial State</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>s_axi_arid</td>
<td>AXI4</td>
<td>I</td>
<td>–</td>
<td>Read address ID. This signal is the identification tag for the read address group of signals. Width of the port is your ID width. This port does not generate if ID width is zero.</td>
</tr>
<tr>
<td>s_axi_araddr[31:0]</td>
<td>AXI4</td>
<td>I</td>
<td>–</td>
<td>Read address. The read address bus gives the initial address of a read burst transaction.</td>
</tr>
<tr>
<td>s_axi_arcache[3:0]</td>
<td>AXI4</td>
<td>I</td>
<td>–</td>
<td>Cache type. This signal provides additional information about the cacheable characteristics of the transfer.</td>
</tr>
<tr>
<td>s_axi_arprot[2:0]</td>
<td>AXI4</td>
<td>I</td>
<td>–</td>
<td>Protection type. This signal provides protection unit information for the read transaction. The default value is normal non secure data access.</td>
</tr>
<tr>
<td>s_axi_arvalid</td>
<td>AXI4</td>
<td>I</td>
<td>–</td>
<td>Read address valid. Indicates when High that the read address and control information is valid and remains stable until the address acknowledgement signal s_axi_arready is High.</td>
</tr>
<tr>
<td>s_axi_arlen[7:0]</td>
<td>AXI4</td>
<td>I</td>
<td>–</td>
<td>Burst length. The burst length gives the exact number of transfers in a burst.</td>
</tr>
<tr>
<td>s_axi_arsize[2:0]</td>
<td>AXI4</td>
<td>I</td>
<td>–</td>
<td>Burst size. Indicates the size of each transfer in the burst.</td>
</tr>
<tr>
<td>s_axi_arburst[1:0]</td>
<td>AXI4</td>
<td>I</td>
<td>–</td>
<td>Burst type. The burst type coupled with the size information details how the address for each transfer within the burst is calculated.</td>
</tr>
</tbody>
</table>
## Chapter 2: Product Specification

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Interface</th>
<th>I/O</th>
<th>Initial State</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>s_axi_arlock</td>
<td>AXI4</td>
<td>I</td>
<td>–</td>
<td>Lock type. This signal provides additional information about the atomic characteristics of the transfer.</td>
</tr>
<tr>
<td>s_axi_arready</td>
<td>AXI4</td>
<td>O</td>
<td>0</td>
<td>Read address ready. Indicates that the slave is ready to accept an address and associated control signals.</td>
</tr>
</tbody>
</table>

### AXI4 Read Data Channel Signals

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Interface</th>
<th>I/O</th>
<th>Initial State</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>s_axi_rid</td>
<td>AXI4</td>
<td>O</td>
<td>0</td>
<td>Read ID tag. This signal is the identification tag for the read data group of signals. Width of the port is your ID width. This port does not generate if ID width is zero.</td>
</tr>
<tr>
<td>s_axi_rdata</td>
<td>AXI4</td>
<td>O</td>
<td>0</td>
<td>Read data bus. Width can be 32/64-bit.</td>
</tr>
<tr>
<td>s_axi_rlast</td>
<td>AXI4</td>
<td>O</td>
<td>0</td>
<td>Read last. Indicates the last transfer in a read burst.</td>
</tr>
<tr>
<td>s_axi_rresp[1:0]</td>
<td>AXI4</td>
<td>O</td>
<td>0</td>
<td>Read response. Indicates the status of the read transfer.</td>
</tr>
<tr>
<td>s_axi_rvalid</td>
<td>AXI4</td>
<td>O</td>
<td>0</td>
<td>Read valid. Indicates that the required read data is available and the read transfer can complete.</td>
</tr>
<tr>
<td>s_axi_rready</td>
<td>AXI4</td>
<td>I</td>
<td>–</td>
<td>Read ready. Indicates that the master can accept the read data and response information.</td>
</tr>
</tbody>
</table>

### AHB-Lite Signals

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Interface</th>
<th>I/O</th>
<th>Initial State</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>m_ahb_hclk</td>
<td>AHB-Lite</td>
<td>O</td>
<td>–</td>
<td>AHB Clock. s_axi_aclk is tied to m_ahb_hclk.</td>
</tr>
<tr>
<td>m_ahb_hresetn</td>
<td>AHB-Lite</td>
<td>O</td>
<td>–</td>
<td>AHB Reset, active-Low. s_axi_arsetn is tied to m_ahb_hresetn.</td>
</tr>
<tr>
<td>m_ahb_haddr[31:0]</td>
<td>AHB-Lite</td>
<td>O</td>
<td>0</td>
<td>This is the AHB address bus and is fixed to 32-bit.</td>
</tr>
<tr>
<td>m_ahb_hprot[3:0]</td>
<td>AHB-Lite</td>
<td>O</td>
<td>0011&lt;sup&gt;(1)&lt;/sup&gt;</td>
<td>Protection type. Indicates the normal, privileged transaction and whether the transaction is a data access or an instruction access.</td>
</tr>
<tr>
<td>m_ahb_htrans[1:0]</td>
<td>AHB-Lite</td>
<td>O</td>
<td>0</td>
<td>AHB Transfer Type, which can be NONSEQUENTIAL, SEQUENTIAL, IDLE, or BUSY.</td>
</tr>
<tr>
<td>m_ahb_hsize[2:0]</td>
<td>AHB-Lite</td>
<td>O</td>
<td>0</td>
<td>AHB Size of Transfer.</td>
</tr>
<tr>
<td>m_ahb_hwrite</td>
<td>AHB-Lite</td>
<td>O</td>
<td>0</td>
<td>Indicates the transfer direction, this signal indicates an AHB write access when High and an AHB read access when Low.</td>
</tr>
<tr>
<td>m_ahb_hwdata</td>
<td>AHB-Lite</td>
<td>O</td>
<td>0</td>
<td>Write data. The write data bus transfers data from the master to the slaves during write operations. Width of the port can be 32/64-bit.</td>
</tr>
<tr>
<td>m_ahb_hburst[2:0]</td>
<td>AHB-Lite</td>
<td>O</td>
<td>0</td>
<td>AHB Burst type. The burst type indicates if the transfer is a single transfer or forms part of a burst. The burst can be incrementing or wrapping.</td>
</tr>
<tr>
<td>m_ahb_hmastlock</td>
<td>AHB-Lite</td>
<td>O</td>
<td>0</td>
<td>Indicates that the current master is performing a locked sequence of transfers</td>
</tr>
<tr>
<td>m_ahb_hready</td>
<td>AHB-Lite</td>
<td>I</td>
<td>–</td>
<td>Ready. The AHB slave uses this signal to extend an AHB transfer.</td>
</tr>
</tbody>
</table>
Table 2-3: I/O Signal Description (Cont’d)

<table>
<thead>
<tr>
<th>Signal Name</th>
<th>Interface</th>
<th>I/O</th>
<th>Initial State</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>m_ahb_hrd data</td>
<td>AHB-Lite</td>
<td>1</td>
<td>–</td>
<td>AHB read data driven by slave. Width of the port can be 32/64-bit.</td>
</tr>
<tr>
<td>m_ahb_hresp</td>
<td>AHB-Lite</td>
<td>1</td>
<td>–</td>
<td>Transfer Response. When Low, indicates that the transfer status is OKAY. When High, indicates that the transfer status is ERROR.</td>
</tr>
</tbody>
</table>

1. The default value 0011 is driven on m_ahb_hprot[3:0] as per the ARM® recommendation, this corresponds to non-cacheable, non-bufferable, privileged, data access.

Register Space

There are no registers in the AXI4 to AHB-Lite Bridge.
Designing with the Core

This chapter includes guidelines and additional information to facilitate designing with the core.

Clocking

The AXI4 to AHB-Lite Bridge is a synchronous design which uses the `s_axi_aclk` at both the AXI4 and AHB-Lite interfaces. `m_ahb_hclk` is driven by the AXI4 to AHB-Lite Bridge (tied to `s_axi_aclk`).

Resets

`s_axi_aresetn` is a synchronous reset input that resets the AXI4 to AHB-Lite Bridge when asserted. `s_axi_aresetn` is also used to reset the AHB-Lite interface. `m_ahb_hresetn` is driven by the AXI4 to AHB-Lite Bridge (tied to `s_axi_aresetn`).

Memory Mapping

The AXI4 memory map and the AHB-Lite memory map are a single, complete 32-bit (4 GB) memory space. The AXI4 to AHB-Lite Bridge does not modify the address for AHB-Lite. Therefore, the address that is presented on the AHB-Lite is exactly as received on the AXI4 interface.

Data Width

The AXI4 to AHB-Lite Bridge supports the same data widths on both AXI4 and AHB-Lite interfaces. The 32 and 64-bit data widths are supported. Data width is the same on both AXI4 and AHB-Lite interfaces.
Chapter 3: Designing with the Core

Narrow Transfers

Transactions where the transfer size is narrower than the data bus width are treated as narrow transfers. Narrow transfer support is parameterized in the AXI4 to AHB-Lite Bridge. Narrow transfers on the AXI4 interface are supported and can be transferred to and from AHB-Lite interface when the core is generated with parameter to support narrow burst transfers is set to TRUE.

The 8/16-bit or 8/16/32-bit narrow burst transfers are allowed through the bridge when data width is 32 or 64 respectively. The AXI4 to AHB-Lite Bridge monitors the AXI4 strobe, s_axi_wstrb, and drives m_AHB_hsize when there are single transfers initiated by the AXI4 master.

The AXI4 strobe, s_axi_wstrb, is ignored in the AXI4 to AHB-Lite Bridge for burst transfers. Also, for burst transfers, m_AHB_hsize is determined based on s_axi_awaddr/s_axi_araddr and s_axi_awsize/s_axi_arsize. Sparse/unaligned transfers are not supported in burst transfers.

Endianness

Both the AXI4 and AHB-Lite are little endian.

Address/Data Translation

No address/data translation/conversion from AXI4 to AHB-Lite takes place inside the AXI4 to AHB-Lite Bridge. The write/read address from AXI4 is passed to AHB-Lite address. AXI4 write data is passed on to AHB-Lite and AHB-Lite read data is passed on to AXI4 read data.

Read and Write Ordering

When a read and a write request are issued simultaneously (s_axi_awvalid/s_axi_wvalid and s_axi_arvalid are asserted High) from the AXI4 interface, the AXI4 to AHB-Lite Bridge gives a higher priority to the read request. When both write and read requests are valid, the write request is initiated on AHB-Lite after the read is requested on AHB-Lite interface.
1 KB Burst Crossing

The AXI4 to AHB-Lite Bridge implements the logic that checks if the AXI4 transaction (both read and write) crosses the 1 KB boundary, then splits the transaction to prevent it from crossing boundaries. Any burst initiated on the AXI4 interface that crosses a 1 KB address boundary is converted to two INCR bursts of undefined length with the restarted burst on AHB-Lite.

Bridge Timeout Condition

Timeout logic is parameterized in the AXI4 to AHB-Lite Bridge. A timeout is generated when the timeout parameter value is 16, 32, 64, 128, or 256. When a request is issued from the AXI4 interface, the bridge translates this request into the corresponding AHB-Lite transfer and requests it on the AHB-Lite interface. If this request is not responded to by the AHB-Lite interface, the timeout logic waits for a timeout period and responds with SLVERR on the AXI4 interface. The bridge sends an IDLE transfer to AHB-Lite interface.

If the parameter value is “0,” it is assumed that the AHB slave always responds when a transfer is requested and that no timeout logic exists that automatically responds on the AXI4 interface. When the AHB slave does not respond, the AXI4 to AHB-Lite Bridge waits indefinitely for the AHB-Lite slave response.

Note: Select the value for the timeout parameter to avoid the AXI4 to AHB-Lite Bridge waiting indefinitely for the AHB-Lite slave response.

AXI4 Response Signaling

Only OKAY and SLVERR responses are generated on the AXI4 side. EXOKAY and DECERR are never used. An ERROR on the AHB-Lite interface or a timeout error because of a bridge timeout results in SLVERR.

No registers are implemented in AXI4 to AHB-Lite Bridge to differentiate the AHB-Lite ERROR and bridge timeout error. It is assumed and recommended that the AXI4 master resets the bridge with SLVERR response.
Protection and Cache Support

The protection and cache support is limited in the AXI4 to AHB-Lite Bridge. The protection and cache support in AXI4 is mapped to the available equivalent AHB-Lite protection as listed in the Table 3-1. In AXI4, no cacheable transaction exists in the AHB-Lite. There are no modifiable, write allocate, read allocate, secure and non secure accesses in the AHB-Lite interface that exist in AXI4 interface.

The protection support privileged, instruction, normal, and data accesses in AXI4 are mapped to the equivalent AHB-Lite protection. The \texttt{s_axis_awprot[2:0]} and \texttt{s_axis_arprot[2:0]} signals carry the protection unit support on the AXI4 interface.

The AXI4 bufferable/non-bufferable transaction attributes are mapped to the equivalent AHB-Lite protection signals. The \texttt{s_axis_awcache[3:0]} and \texttt{s_axis_arcache[3:0]} carry the cache support attributes of AXI4.

\begin{table}[h]
\centering
\caption{AXI4 Protection And Cache Support Translation to AHB-Lite Protection}
\begin{tabular}{|c|c|c|l|}
\hline
\textbf{AXI4 Protection and Cache Support} & \textbf{AHB-Lite Protection Support} & \textbf{Description} \\
\hline
\texttt{s_axis_awcache[3:0]}/\texttt{s_axis_arcache[3:0]} & \texttt{s_axis_awprot[2:0]}/\texttt{s_axis_arprot[2:0]} & \texttt{m_ahb_hprot[3:0]} \\
\hline
\texttt{xxxx} & \texttt{xx1} & \texttt{01x} & Privileged on AXI4 is translated to the equivalent privileged in AHB-Lite \\
\hline
\texttt{xxxx} & \texttt{xx0} & \texttt{00x} & Normal access on AXI4 is mapped to the equivalent user access on AHB \\
\hline
\texttt{xxxx} & \texttt{0xx} & \texttt{0xx1} & Data access on AXI4 is translated to the equivalent Data access in AHB-Lite \\
\hline
\texttt{xxxx} & \texttt{1xx} & \texttt{0xx0} & Instruction access on AXI4 is mapped to the equivalent Opcode fetch on AHB \\
\hline
\texttt{00x1} & \texttt{xxx} & \texttt{01xx} & Bufferable on AXI4 is translated to the equivalent Bufferable in AHB-Lite \\
\hline
\texttt{00x0} & \texttt{xxx} & \texttt{00x} & Non-bufferable on AXI4 is translated to the equivalent Non-bufferable in AHB-Lite \\
\hline
\texttt{xxxx} & \texttt{xxx} & \texttt{0xx} & There is no cacheable in AXI4. Always transferring Non-cacheable on AHB-Lite \\
\hline
\end{tabular}
\end{table}
As per the ARM recommendation [Ref 1] the default value on AHB-Lite protection control signal $m_{ahb\_hprot}[3:0]$ is 0011 to correspond to a non-cacheable, non-bufferable, privileged data access.

## Bridge Transaction Translation

Table 3-2 shows translation of AXI4 transactions to AHB-Lite transactions. The supported AXI4 transactions are translated to AHB-Lite transactions.

- Incrementing burst of length 1 on AXI4 is converted to the equivalent AHB single transaction.
- Incrementing burst transfers of length 4, 8, and 16 on AXI4 are converted to the equivalent AHB-Lite incrementing bursts when there is no 1 KB cross in the access.
- Any other incrementing burst of length up to 256 (2 to 256, other than 4, 8, and 16) is converted to the AHB-Lite incrementing burst transfer of undefined length.
- Wrapping burst transfers of length 4, 8, and 16 are converted to the equivalent AHB-Lite wrapping burst.

For AXI4 transactions given below, multiple AHB-Lite transactions must be performed.

- For one AXI4 transaction, two AHB-Lite transactions must be requested when a 1 KB cross is detected in an AXI4 transfer. If there is 1 KB cross access with incrementing burst transfers of length 4, 8, and 16, then the corresponding transaction on AXI4 is converted to the two AHB-Lite incrementing burst transfers of undefined length.
- AXI4 allows WRAP type burst transactions of length 2, 4, 8, and 16; however, the AHB-Lite interface only supports WRAP 4, 8, and 16 transactions. WRAP transfer of length 2 on the AXI4 interface is converted to two AHB-Lite single burst transactions.
- Fixed burst is supported in AXI4 whereas there is no fixed burst transaction in AHB-Lite. Fixed burst on AXI4 is converted to AHB-Lite single transactions with fixed address.

### Table 3-2: AXI4 Transaction to AHB-Lite Transaction

<table>
<thead>
<tr>
<th>AXI4 Transaction</th>
<th>AHB-Lite Transaction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Incrementing burst transaction of length 1</td>
<td>Single transaction</td>
<td>AXI4 incrementing burst transaction with length 1 is single transaction on AHB</td>
</tr>
<tr>
<td>Incrementing burst transfers of length 4, 8, and 16 without 1 KB crossing</td>
<td>Incrementing bursts 4, 8, and 16</td>
<td>If the access initiated by AXI4 does not cross the 1 KB, INCR4, INCR8, and INCR16 are same in both AXI4 and AHB-Lite</td>
</tr>
</tbody>
</table>
### Table 3-2: AXI4 Transaction to AHB-Lite Transaction (Cont’d)

<table>
<thead>
<tr>
<th>AXI4 Transaction</th>
<th>AHB-Lite Transaction</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>Incrementing burst transfers of length 4, 8, and 16 with 1 KB crossing</td>
<td>Incrementing burst transfers of undefined length</td>
<td>If the access initiated by AXI4 crosses the 1 KB, the transfer is split so the transfers on AHB-Lite are two increment bursts of undefined length transfers.</td>
</tr>
<tr>
<td>Any other incrementing burst up to 256 (Incrementing bursts of length from 2 to 256 other than 4, 8, and 16)</td>
<td>Incrementing burst transfers of undefined length</td>
<td>If the access is incrementing burst of length 2 to 256 other than 4, 8, and 16, the transfer on AHB-Lite is incrementing burst of undefined length transfer.</td>
</tr>
<tr>
<td>WRAP type burst transactions of length 4, 8, and 16</td>
<td>WRAP type burst transactions of 4, 8, and 16</td>
<td>WRAP4, WRAP8, and WRAP16 are the same in both AXI4 and AHB</td>
</tr>
<tr>
<td>WRAP type burst transaction of length 2</td>
<td>Two single transactions</td>
<td>There is no WRAP2 burst transfer in AHB-Lite. The transaction is split as two, single AHB-Lite transactions</td>
</tr>
<tr>
<td>Fixed burst transactions of length 1 to 16</td>
<td>Single transactions with the same address</td>
<td>There is no fixed burst transaction in AHB-Lite. Fixed transaction on AXI4 is single transactions on AHB-Lite to the same address location. The number of single transactions (for example, 1 to 16) depends on the AXI4 burst length.</td>
</tr>
</tbody>
</table>
Timing Diagrams

The AXI4 to AHB-Lite Bridge operation for various read and write transfers is shown in the subsequent timing diagrams.

1. AXI4 incrementing burst read transfer of length 1 is shown in Figure 3-1.
2. AXI4 incrementing burst write transfer of length 1 is shown in Figure 3-2.
3. AXI4 read and write transfers is shown in Figure 3-3. As shown, when read and write transfers are initiated on the AXI4 interface at the same time, the read transfer is given a higher priority than the write transfer.
4. AXI4 incrementing burst write transfer of length 4 is shown in Figure 3-4.
5. AXI4 incrementing burst read transfer of length 4 is shown in Figure 3-5.
6. AXI4 fixed burst read and write transfers are shown in Figure 3-6. AXI4 fixed burst read and write transfers of length 5 are transferred to five AHB-Lite single read and write transfers.
7. AXI4 wrapping burst read and write transfers of length 2 are shown in Figure 3-7. One AXI4 wrapping burst read/write transfer of length 2 is split into two AHB-Lite single read/write transfers.
8. AXI4 wrapping burst read transfer of length 4 is shown in Figure 3-8.
9. AXI4 wrapping burst write transfer of length 4 is shown in Figure 3-9.
10. AXI4 8-bit narrow read transfer on 32-bit data bus is shown in Figure 3-10.
11. AXI4 8-bit narrow write transfer on 64-bit data bus is shown in Figure 3-11.
12. AXI4 burst read transfer of length 4 that crosses the 1 KB address on the AHB-Lite is shown in Figure 3-12. One AXI4 read transfer is split into two AHB-Lite read transfers as the 1 KB boundary is crossed.
13. AXI4 burst write transfer of length 4 that crosses the 1 KB Address on the AHB-Lite is shown in Figure 3-13. One AXI4 write transfer is split into two AHB-Lite write transfers as the 1 KB boundary is crossed.
14. AXI4 read timeout of 16 is shown in Figure 3-14. AXI4 read transfer is completed with a SLVERR response.
15. AXI4 write timeout of 16 is shown in Figure 3-15. AXI4 write transfer is completed with a SLVERR response.
Figure 3-1: AXI4 Incrementing Burst Read Transfer of Length 1
Figure 3-2: AXI4 Incrementing Burst Write Transfer of Length 1
Figure 3-3: AXI4 Read and Write Transfers
Figure 3-4: AXI4 Incrementing Burst Write Transfer of Length 4
Figure 3-5: AXI4 Incrementing Burst Read Transfer of Length 4
Figure 3-6: AXI4 Fixed Burst Read and Write Transfers
Figure 3-7: AXI4 Wrapping Burst Read and Write Transfer of Length 2
Figure 3-8: AXI4 Wrapping Burst Read Transfer of Length 4
Figure 3-9: AXI4 Wrapping Burst Write Transfer of Length 4
Figure 3-10: AXI4 8-bit Narrow Read Transfer on 32-bit Data Bus
Figure 3-11: AXI4 8-bit Narrow Write Transfer on 64-bit Data Bus
Figure 3-12: AXI4 Burst Read Transfer of Length 4 That Crosses 1 KB Address Boundary on AHB-Lite
Figure 3-13: AXI4 Burst Write Transfer of Length 4 That Crosses 1 KB Address Boundary on AHB-Lite
Figure 3-14: AXI4 Read Timeout of 16
Chapter 3: Designing with the Core

Figure 3-15: AXI4 Write Timeout of 16
Customizing and Generating the Core

This chapter includes information about using Xilinx tools to customize and generate the core in the Vivado® Design Suite.

Vivado Integrated Design Environment

You can customize the IP for use in your design by specifying values for the various parameters associated with the IP core using the following steps:

1. Select the IP from the IP catalog.
2. Double-click the selected IP or select the Customize IP command from the toolbar or popup menu.

For details, see the Vivado Design Suite User Guide: Designing with IP (UG896) [Ref 2] and the Vivado Design Suite User Guide: Getting Started (UG910) [Ref 3].

If you are customizing and generating the core in the Vivado IP integrator, see Vivado Design Suite User Guide: Designing IP Subsystems Using IP Integrator (UG994) [Ref 4] for detailed information. Vivado Integrated Design Environment (IDE) might auto-compute certain configuration values when validating or generating the design, as noted in this section. You can view the parameter value after successful completion of validate_bd_design command.

Note: Figures in this chapter are illustrations of the Vivado IDE. This layout might vary from the current version.
Figure 4-1 shows the Customize IP window settings for AXI4 to AHB-Lite Bridge IP core.

Figure 4-1:  Vivado Customize IP Dialog Box
Figure 4-2 shows the Customize IP window settings with IP integrator.

**Component Name** – The base name of the output files generated for the core. Names must begin with a letter and can be composed of any of the following characters: a to z, 0 to 9, and “_”.

**Data Width** – Select 32 or 64 AHB to AXI4 data width.

**AXI4 ID Width** – Indicates the widths of ID tags.

*Note:* In IP integrator, this cell is grayed-out.

**Timeout Value** – Indicates the number of AXI4 clocks to wait for AHB-Lite slave to respond.

**Support Narrow Burst** – Indicates the support for transactions with transfer size narrower than the data bus width.
Output Generation

For details, see the *Vivado Design Suite User Guide: Designing with IP* (UG896) [Ref 2].
Chapter 5

Constraining the Core

There are no IP specific constraints. For details, see the Vivado® Design Suite User Guide: Designing with IP (UG896) [Ref 2].
Chapter 6

Simulation

For comprehensive information about Vivado® simulation components, as well as information about using supported third party tools, see the *Vivado Design Suite User Guide: Logic Simulation* (UG900) [Ref 5].
Chapter 7

Synthesis and Implementation

For details about synthesis and implementation, see the Vivado® Design Suite User Guide: Designing with IP (UG896) [Ref 2].
Example Design

This chapter contains information about the provided example design in the Vivado® Design Suite environment.

The top module instantiates all components of the core and example design that are needed to implement the design in hardware, as shown in Figure 8-1. This includes clock generator (MMCME2) and example design module with logic to generate AXI4 transaction and AHB-Lite transaction checker.

This example design demonstrates the transactions on AXI4 interface of the DUT.

- **Clock Generator** – MMCME2 is used to generate the clock for the example design. It generates 100 MHz clock for s_axi_aclk of the DUT. The example design DUT is kept under reset until MMCME2 is locked.

- **AXI4 Transaction Generation** – Supports the AXI4 write and read transactions on the AXI4 interface of the bridge.
Chapter 8: Example Design

- **Capture AHB Transaction** – Serves as the AHB-Lite slave for the bridge and manages write and read transactions from the AHB-Lite interface of the bridge.

---

**Implementing the Example Design**

After following the steps described in Chapter 4, Customizing and Generating the Core to generate the core, implement the example design as follows:

1. Right-click the core in the Hierarchy window, and select **Open IP Example Design**.
2. A new window pops up, asking you to specify a directory for the example design. Select a new directory or keep the default directory.
3. A new project is automatically created in the selected directory and it is opened in a new Vivado window.
4. You need to uncomment the I/O constraints settings in `<component_name>_exdes.xdc` specified in Table 8-3.
5. In the Flow Navigator (left-side pane), click **Run Implementation** and follow the directions.

**Example Design Directory Structure**

In the current project directory, a new project with the name `<component_name>_example` is created and the files are generated in the `<component_name>_example/<component_name>_example.srcs/` directory. This directory and its subdirectories contain all the source files that are required to create the AXI4 to AHB-Lite Bridge example design.

Table 8-1 shows the files delivered in the `<component_name>_example/<component_name>_example.srcs/sources_1/imports/example_design/` directory.

<table>
<thead>
<tr>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>&lt;component_name&gt;_exdes.vhd</code></td>
<td>Top-level HDL file for the example design.</td>
</tr>
<tr>
<td>clock_gen.vhd</td>
<td>Clock generation module for example design.</td>
</tr>
</tbody>
</table>
Table 8-2 shows the files delivered in `<component_name>_example/<component_name>_example.srcs/sources_1/sim_1/imports/simulation/directory.

Table 8-2: Simulation Directory

<table>
<thead>
<tr>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>&lt;component_name&gt;_exdes_tb.vhd</code></td>
<td>Test bench for example design.</td>
</tr>
</tbody>
</table>

Table 8-3 shows the files delivered in `<component_name>_example/<component_name>_example.srcs/sources_1/constrs_1/imports/example_design/directory.

Table 8-3: Constraints Directory

<table>
<thead>
<tr>
<th>Name</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td><code>&lt;component_name&gt;_exdes.xdc</code></td>
<td>Top-level constraints file for example design.</td>
</tr>
</tbody>
</table>

Simulating the Example Design

Using the AXI4 to AHB-Lite Bridge example design (delivered as part of the AXI4 to AHB-Lite Bridge), you can quickly simulate and observe the behavior of the core.

Setting Up the Simulation

The Xilinx simulation libraries must be mapped into the simulator. If the libraries are not set for your environment, see the Vivado Design Suite User Guide: Logic Simulation (UG900) [Ref 5] for assistance compiling Xilinx simulation models and setting up the simulator environment. To switch simulators, click Simulation Settings in the Flow Navigator (left pane). In the Simulation options list, change Target Simulator.

Simulation Results

The simulation script compiles the AHB-Lite to AXI4 Bridge example design and supporting simulation files. It then runs the simulation and checks to ensure that it completed successfully.

If the test passes, then the following message is displayed:

Test Completed Successfully

If the test fails or does not complete, then the following message is displayed:

Test Failed!! Test Timed Out.
Test Bench

This chapter contains information about the provided test bench in the Vivado® Design Suite environment.

Figure 9-1 shows the test bench for the AXI4 to AHB-Lite Bridge example design. The top-level test bench generates 200 MHz clock and drives initial reset to the example design.

![Test Bench Diagram](image-url)
Appendix A

Migrating and Upgrading

This appendix contains information about migrating a design from ISE® to the Vivado® Design Suite, and for upgrading to a more recent version of the IP core. For customers upgrading in the Vivado Design Suite, important details (where applicable) about any port changes and other impact to user logic are included.

Migrating to the Vivado Design Suite

For information on migrating to the Vivado Design Suite, see ISE to Vivado Design Suite Migration Guide (UG911) [Ref 6].

Upgrading in the Vivado Design Suite

This section provides information about any changes to the user logic or port designations that take place when you upgrade to a more current version of this IP core in the Vivado Design Suite.
Debugging

This appendix includes details about resources available on the Xilinx Support website and debugging tools.

Finding Help on Xilinx.com

To help in the design and debug process when using the AXI4 to AHB-Lite Bridge, the Xilinx Support web page (www.xilinx.com/support) contains key resources such as product documentation, release notes, answer records, information about known issues, and links for obtaining further product support.

Documentation

This product guide is the main document associated with the AXI4 to AHB-Lite Bridge. This guide, along with documentation related to all products that aid in the design process, can be found on the Xilinx Support web page (www.xilinx.com/support) or by using the Xilinx Documentation Navigator.

Download the Xilinx Documentation Navigator from the Design Tools tab on the Downloads page (www.xilinx.com/download). For more information about this tool and the features available, open the online help after installation.
Answer Records

Answer Records include information about commonly encountered problems, helpful information on how to resolve these problems, and any known issues with a Xilinx product. Answer Records are created and maintained daily ensuring that users have access to the most accurate information available.

Answer Records for this core can also be located by using the Search Support box on the main Xilinx support web page. To maximize your search results, use proper keywords such as:

- Product name
- Tool message(s)
- Summary of the issue encountered

A filter search is available after results are returned to further target the results.

Master Answer Record for the AXI4 to AHB-Lite Bridge

AR: 54425

Contacting Technical Support

Xilinx provides technical support at www.xilinx.com/support for this LogiCORE™ IP product when used as described in the product documentation. Xilinx cannot guarantee timing, functionality, or support of product if implemented in devices that are not defined in the documentation, if customized beyond that allowed in the product documentation, or if changes are made to any section of the design labeled DO NOT MODIFY.

To contact Xilinx Technical Support:

2. Open a WebCase by selecting the WebCase link located under Additional Resources.

When opening a WebCase, include:

- Target FPGA including package and speed grade.
- All applicable Xilinx Design Tools and simulator software versions.
- Additional files based on the specific issue might also be required. See the relevant sections in this debug guide for guidelines about which file(s) to include with the WebCase.

Note: Access to WebCase is not available in all cases. Login to the WebCase tool to see your specific support options.
Debug Tools

There are many tools available to address AXI4 to AHB-Lite Bridge design issues. It is important to know which tools are useful for debugging various situations.

Vivado Lab Tools

Vivado® lab tools insert logic analyzer and virtual I/O cores directly into your design. Vivado lab tools allow you to set trigger conditions to capture application and integrated block port signals in hardware. Captured signals can then be analyzed. This feature represents the functionality in the Vivado IDE that is used for logic debugging and validation of a design running in Xilinx devices in hardware.

The Vivado lab tools logic analyzer is used to interact with the logic debug LogiCORE IP cores, including:

- ILA 2.0 (and later versions)
- VIO 2.0 (and later versions)

See Vivado Design Suite User Guide: Programming and Debugging (UG908) [Ref 7].
Appendix C

Additional Resources

Xilinx Resources

For support resources such as Answers, Documentation, Downloads, and Forums, see the Xilinx Support website at:

www.xilinx.com/support.

For a glossary of technical terms used in Xilinx documentation, see:


References

These documents provide supplemental material useful with this product guide:

1. ARM® AMBA® AXI4-Stream Protocol Specification
6. ISE® to Vivado Design Suite Migration Guide (UG911)
9. 7 Series FPGAs Overview (DS180)
10. LogiCORE IP AXI Interconnect Product Guide (PG059)
Revision History

The following table shows the revision history for this document.

<table>
<thead>
<tr>
<th>Date</th>
<th>Version</th>
<th>Revision</th>
</tr>
</thead>
<tbody>
<tr>
<td>10/02/2013</td>
<td>2.1</td>
<td>Initial Xilinx public release of document in product guide format. Replaces DS827.</td>
</tr>
<tr>
<td>12/18/2013</td>
<td>2.1</td>
<td>Added UltraScale support.</td>
</tr>
</tbody>
</table>

Notice of Disclaimer

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of the Limited Warranties which can be viewed at http://www.xilinx.com/warranty.htm; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in Critical Applications: http://www.xilinx.com/warranty.htm#critapps.

© Copyright 2013 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.