

Introduction

The LogiCORE™ IP Spartan®-6 FPGA Integrated Endpoint Block for PCI Express® core is a high-bandwidth, scalable, and reliable serial interconnect building block for use with Spartan-6 FPGA devices. The Spartan-6 FPGA Integrated Endpoint Block for PCI Express (PCIe®) solution supports a 1-lane configuration that is protocol-compliant and electrically compatible with the *PCI Express Base Specification v1.1*. This solution supports AXI4-Stream for the customer user interface.

PCI Express offers a serial architecture that alleviates many of the limitations of parallel bus architectures by using clock data recovery (CDR) and differential signaling. Using CDR (as opposed to source synchronous clocking) lowers pin count, enables superior frequency scalability, and makes data synchronization easier. The layered architecture of PCI Express provides for future attachment to copper, optical, or emerging physical signaling media. PCI Express technology, adopted by the PCI-SIG as the next generation PCI, is backward-compatible to the existing PCI software model.

With higher bandwidth per pin, low overhead, low latency, reduced signal integrity issues, and CDR architecture, the Integrated Endpoint Block sets the industry standard for a high-performance, cost-efficient third-generation I/O solution.

The Integrated Endpoint Block solution is compatible with industry-standard application form factors such as the *PCI Express Card Electromechanical (CEM) v1.1* and the *PCI Industrial Computer Manufacturers Group (PICMG) 3.4* specifications.

This core is defined in the following table.

Product Name	1-lane Integrated Endpoint Block
FPGA Architecture	Spartan-6
User Interface Width	32
Lane Widths Supported	x1
Link Speeds Supported	2.5 GT/s
PCIe Base Specification Compliance	v1.1

LogiCORE IP Facts			
Core Specifics			
Supported FPGA Device Families ⁽¹⁾	Spartan-6 ⁽²⁾		
Min. Device Requirements	XC6SLX25T-CSG324-2		
Supported Interfaces	AXI4-Stream		
Resources Used	GTPs	LUT⁽³⁾	FF⁽³⁾
	1 ⁽⁴⁾	189	174
	Block RAM	CMPS⁽⁵⁾ # Tx Buffers	CMPS
	2-18	30 ⁽⁶⁾	512
Special Features	GTP Transceivers Spartan-6 FPGA Integrated Block for PCI Express Phased Lock Loop Block RAM		
Provided with Core			
Documentation	Product Specification, User Guide, Instantiation Template		
Design Files	Verilog and VHDL Unencrypted RTL source files for Simulation and Synthesis, Verilog and VHDL Test Bench, Verilog and VHDL Example Design		
Constraints File	User Constraints File (UCF)		
Design Tool Support			
HDL Synthesis Tool	Synplicity® Synplify®, Xilinx XST		
Implementation Tools	Xilinx ISE® v12.4		
Simulation Tools ⁽⁷⁾	Cadence Incisive Enterprise Simulator (IES) v9.2 Synopsys VCS and VCS MX 2009.12 Mentor Graphics ModelSim v6.5c Xilinx ISim v12.1		
Support			
Provided by Xilinx, Inc. @ www.xilinx.com/support			

- For the complete list of supported devices, see the [release notes](#).
- Spartan-6 FPGA solutions require the latest production silicon stepping and are pending hardware validation; the LogiCORE IP warranty does not include production usage with engineering sample silicon (ES).
- Numbers are for the default core configuration; actual LUT and FF utilization values vary based on specific configurations.
- In Spartan-6 devices, 1-lane core uses only 1 GTP Transceiver of a GTP tile which has 2 GTP transceivers. It is possible to use the other GTP transceiver for user designs, with some limitations. See [UG386, Spartan-6 GTP Transceiver User Guide](#).
- Capability Maximum Payload Size (CMPS).
- Supports 30 TLPs at CMPS (512 bytes payload): No restrictions.
 - Supports 29 TLPs at 256 bytes payload: No restrictions.
 - Supports 27 TLPs at 128 bytes payload or less: No restrictions.
- Requires a Verilog LRM-IEEE 1364-2005 encryption-compliant simulator.

Features

- High-performance, highly flexible, scalable, and reliable, general purpose I/O core
 - ◆ Compliant with the *PCI Express Base Specification v1.1*
 - ◆ Compatible with conventional PCI software model
- Incorporates Xilinx Smart-IP™ technology to guarantee critical timing
- Uses GTP transceivers for Spartan-6 LXT
 - ◆ 2.5 Gbps line speed
 - ◆ Supports 1-lane operation
 - ◆ Elastic buffers and clock compensation
 - ◆ Automatic clock data recovery
- 8b/10b encode and decode
- Supports Lane Polarity Inversion per PCI Express specification requirements
- Standardized user interface
 - ◆ Supports AXI4-Stream interface
 - ◆ Easy-to-use packet-based protocol
 - ◆ Full-duplex communication
 - ◆ Back-to-back transactions enable greater link bandwidth utilization
 - ◆ Transmit streaming, cut-through mode on TX interface for decreased latency
 - ◆ Supports flow control of data and discontinuation of an in-process transaction in transmit direction
 - ◆ Supports flow control of data in receive direction
- Supports removal of corrupted packets for error detection and recovery
- Compliant with PCI/PCI Express power management functions
- Supports a maximum transaction payload of up to 512 bytes
- Supports Multi-Vector MSI for up to 32 vectors
- Fully compliant with PCI Express transaction ordering rules

Applications

The Spartan-6 FPGA Integrated Endpoint Block for PCI Express architecture enables a broad range of computing and communications target applications, emphasizing performance, cost, scalability, feature extensibility and mission-critical reliability. Typical applications include

- Data communications networks
- Telecommunications networks
- Broadband wired and wireless applications
- Cross-connects
- Network interface cards
- Chip-to-chip and backplane interconnect
- Crossbar switches
- Wireless base stations

Functional Description

For information about the internal architecture of the Spartan-6 FPGA Endpoint block, see UG672, *Spartan-6 FPGA Integrated Endpoint Block for PCI Express User Guide*. Figure 1 illustrates the interfaces to the core.

- System (SYS) interface
- PCI Express (PCI EXP) interface
- Configuration (CFG) interface
- AXI4-Stream interface




Figure 1: Integrated Endpoint Block for PCI Express Top-level Functional Blocks and Interfaces

Protocol Layers

The Integrated Endpoint Block follows the *PCI Express Base Specification* layering model, which consists of the Physical, Data Link, and Transaction Layers. The protocol uses packets to exchange information between layers. Packets are formed in the Transaction and Data Link Layers to carry information from the transmitting component to the receiving component. Necessary information is added to the packet being transmitted, which is required to handle the packet at specific layers.

At the receiving end, each layer of the receiving element processes the incoming packet, strips the relevant information and forwards the packet to the next layer. As a result, the received packets are transformed from their Physical Layer representation to their Data Link Layer representation and Transaction Layer representation.

The functions of the protocol layers include:

- Generating and processing of TLPs
- Flow-control management
- Initialization and power management functions
- Data protection
- Error checking and retry functions
- Physical link interface initialization

- Maintenance and status tracking
- Serialization, de-serialization and other circuitry for interface operation

Each of the protocol layers are defined in the sections that follow.

Physical Layer

The Physical Layer exchanges information with the Data Link Layer in an implementation-specific format. This layer is responsible for converting information received from the Data Link Layer into an appropriate serialized format and transmitting it across the PCI Express Link at a frequency and width compatible with the remote device.

Data Link Layer

The Data Link Layer acts as an intermediate stage between the Transaction Layer and the Physical Layer. Its primary responsibility is to provide a reliable mechanism for the exchange of Transaction Layer Packets (TLPs) between the two Components on a Link.

Services provided by the Data Link Layer include data exchange (TLPs), error detection and recovery, initialization services and the generation and consumption of Data Link Layer Packets (DLLPs). DLLPs are the mechanism used to transfer information between Data Link Layers of two directly connected components on the Link. DLLPs are used for conveying information such as Flow Control and TLP acknowledgments.

Transaction Layer

The upper layer of the PCI Express architecture is the Transaction Layer. The primary function of the Transaction Layer is the assembly and disassembly of Transaction Layer Packets (TLPs). Packets are formed in the Transaction and Data Link Layers to carry the information from the transmitting component to the receiving component. TLPs are used to communicate transactions, such as read and write, as well as certain types of events. To maximize the efficiency of communication between devices, the Transaction Layer implements a pipelined, full split-transaction protocol and manages credit-based flow control of TLPs.

Configuration Management

The Configuration Management Layer supports generation and reception of System Management Messages by communicating with the other layers and the user application. This layer contains the device configuration space and other system functions. The Configuration layer implements PCI/PCI-Express power management capabilities, and facilitates exchange of power management messages, including support for PME event generation. Also implemented are user-triggered error message generation, and user-read access to the device configuration space.

Support

Xilinx provides technical support for this LogiCORE IP product when used as described in the product documentation. Xilinx cannot guarantee timing, functionality, or support of product if implemented in devices that are not defined in the documentation, if customized beyond that allowed in the product documentation, or if changes are made to any section of the design labeled *DO NOT MODIFY*.

Ordering Information

The Spartan-6 FPGA Integrated Block for PCI Express is included with the ISE CORE Generator™.

Revision History

The following table shows the revision history for this document.

Date	Version	Revision
09/21/10	1.0	Initial Xilinx draft.
12/14/10	2.0	Updated core to v2.2 and ISE to v12.4.

Notice of Disclaimer

Xilinx is providing this design, code, or information (collectively, the “Information”) to you “AS-IS” with no warranty of any kind, express or implied. Xilinx makes no representation that the Information, or any particular implementation thereof, is free from any claims of infringement. You are responsible for obtaining any rights you may require for any implementation based on the Information. All specifications are subject to change without notice. XILINX EXPRESSLY DISCLAIMS ANY WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE INFORMATION OR ANY IMPLEMENTATION BASED THEREON, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF INFRINGEMENT AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE. Except as stated herein, none of the Information may be copied, reproduced, distributed, republished, downloaded, displayed, posted, or transmitted in any form or by any means including, but not limited to, electronic, mechanical, photocopying, recording, or otherwise, without the prior written consent of Xilinx.