

## Introduction

The Xilinx® LogiCORE™ IP LTE Fast Fourier Transform (FFT) implements all transform lengths required by the 3GPP LTE specification and the 3GPP 5G specification.

## Additional Documentation

A full product guide is available for this core. Access to this material can be requested by clicking on this registration link:  
[www.xilinx.com/member/lte\\_fft\\_eval/index.htm](http://www.xilinx.com/member/lte_fft_eval/index.htm)

## Features

- Forward and inverse complex FFT, run-time configurable
- Supports transform point sizes 128, 256, 384, 512, 768, 1024, 1536, 2048, 3072, 4096
- Data sample precision  $b_x = 14 - 17$
- Phase factor precision  $b_w = 14 - 17$
- Optional run-time configurable point size
- Run-time configurable fixed scaling schedule, or unscaled datapath
- Bit/digit reversed or natural output order
- Optional cyclic prefix insertion
- Four architectures offer a trade-off between core size and transform time

LogiCORE IP Facts Table	
<b>Core Specifics</b>	
Supported Device Family <sup>(1)</sup>	UltraScale+™ UltraScale™ Zynq®-7000 SoC 7 Series
Supported User Interfaces	Not Applicable
<b>Provided with Core</b>	
Design Files	Encrypted RTL
Example Design	Not Provided
Test Bench	Not Provided
Constraints File	Not Provided
Simulation Model	Encrypted VHDL C Model
Supported S/W Driver	Not Applicable
<b>Tested Design Flows<sup>(2)</sup></b>	
Design Entry	Vivado® Design Suite
Simulation	For supported simulators, see the <a href="#">Xilinx Design Tools: Release Notes Guide</a> .
Synthesis	Vivado Synthesis
<b>Support</b>	
Provided by Xilinx at the <a href="#">Xilinx Support web page</a>	

### Notes:

1. For a complete list of supported devices, see the Vivado IP catalog.
2. For the supported versions of the tools, see the [Xilinx Design Tools: Release Notes Guide](#)

---

## Applications

The LTE FFT IP core can be used to implement the Fast Fourier Transform requirements of the 3GPP LTE standard. The core can be used to implement both inverse FFT for the downlink and direct FFT for the uplink. The core is a component of the Xilinx LTE Baseband Targeted Design Platform.

---

## Overview

The LTE FFT core computes an N-point forward DFT or inverse DFT where N can be 128, 256, 384, 512, 768, 1024, 1536, 2048, 3072, 4096.

The input data is a vector of N complex values represented as dual  $b_x$ -bit twos-complement numbers, that is,  $b_x$  bits for each of the real and imaginary components of the data sample, where  $b_x$  is in the range 14 to 17 bits inclusive. Similarly, the phase factors  $b_w$  can be 14 to 17 bits wide.

The N element output vector is represented using  $b_x$  bits for each of the real and imaginary components of the output data. Input data is presented in natural order and the output data can be in either natural or bit/digit reversed order.

Two arithmetic options are available for computing the FFT:

- Full-precision unscaled arithmetic
- Scaled fixed-point arithmetic, with a user-specified scaling schedule

The point size N, the choice of forward or inverse transform, the scaling schedule and the cyclic prefix length are run-time configurable. Transform type (forward or inverse), scaling schedule and cyclic prefix length can be changed on a frame-by-frame basis. Changing the point size immediately resets the core.

Four architecture options are available:

- Pipelined, Streaming I/O
- Radix-4, Burst I/O
- Radix-2, Burst I/O
- Radix-2 Lite, Burst I/O

## Technical Support

Xilinx provides technical support in the [Xilinx Support web page](#) for this LogiCORE™ IP product when used as described in the product documentation. Xilinx cannot guarantee timing, functionality, or support if you do any of the following:

- Implement the solution in devices that are not defined in the documentation.
- Customize the solution beyond that allowed in the product documentation.
- Change any section of the design labeled DO NOT MODIFY.

To contact Xilinx Technical Support, navigate to the [Xilinx Support web page](#).

## Licensing and Ordering Information

This Xilinx LogiCORE IP module is provided under the terms of the [Xilinx Core License Agreement](#). The module is shipped as part of the Vivado Design Suite. For full access to all core functionalities in simulation and in hardware, you must purchase a license for the core. Contact your [local Xilinx sales representative](#) for information about pricing and availability.

For more information, visit the LTE Fast Fourier Transform [product page](#).

Information about other Xilinx LogiCORE IP modules is available at the [Xilinx Intellectual Property](#) page. For information on pricing and availability of other Xilinx LogiCORE IP modules and tools, contact your [local Xilinx sales representative](#).

When the core is used under an evaluation license, it times out after approximately four hours when using a 100 MHz system clock. After this period the core no longer accepts new START inputs. Any frames being processed when timeout occurs might be corrupted.

## Revision History

The following table shows the revision history for this document.

Date	Version	Revision
05/22/2019	2.1	<ul style="list-style-type: none"> <li>• Added support for transform point sizes 384, 768, 3072, and 4096.</li> </ul>
04/05/2017	2.0	<ul style="list-style-type: none"> <li>• Added Butterfly options to Vivado IDE</li> <li>• Remove 32-bit support for Linux and Windows C Model</li> </ul>
11/18/2015	2.0	Added UltraScale+ device support.
06/04/2014	2.0	Initial Xilinx release. This document replaces XMP125.

## Please Read: Important Legal Notices

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at <https://www.xilinx.com/legal.htm#tos>; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at <https://www.xilinx.com/legal.htm#tos>.

### **AUTOMOTIVE APPLICATIONS DISCLAIMER**

AUTOMOTIVE PRODUCTS (IDENTIFIED AS "XA" IN THE PART NUMBER) ARE NOT WARRANTED FOR USE IN THE DEPLOYMENT OF AIRBAGS OR FOR USE IN APPLICATIONS THAT AFFECT CONTROL OF A VEHICLE ("SAFETY APPLICATION") UNLESS THERE IS A SAFETY CONCEPT OR REDUNDANCY FEATURE CONSISTENT WITH THE ISO 26262 AUTOMOTIVE SAFETY STANDARD ("SAFETY DESIGN"). CUSTOMER SHALL, PRIOR TO USING OR DISTRIBUTING ANY SYSTEMS THAT INCORPORATE PRODUCTS, THOROUGHLY TEST SUCH SYSTEMS FOR SAFETY PURPOSES. USE OF PRODUCTS IN A SAFETY APPLICATION WITHOUT A SAFETY DESIGN IS FULLY AT THE RISK OF CUSTOMER, SUBJECT ONLY TO APPLICABLE LAWS AND REGULATIONS GOVERNING LIMITATIONS ON PRODUCT LIABILITY.