Features

- High speed, compact Reed-Solomon Decoder
- Implements many different Reed-Solomon (RS) coding standards
- Fully synchronous design using a single clock
- Supports continuous input data with no gap between code blocks
- Symbol size from 3 to 12 bits
- Code block length variable up to 4095 symbols
- Code block length and number of check symbols can be dynamically varied on a block-by-block basis
- Supports shortened codes
- Supports error and erasure decoding
- Supports puncturing (as in IEEE 802.16d standard)
- Supports multiple channels
- Parameterizable number of errors corrected
- Supports any primitive field polynomial for a given symbol size
- Counts number of errors corrected and flags failures
- Marker bits provided with same latency as input data
- User-selectable control signal behavior
- Use with Xilinx CORE Generator™ software and Xilinx System Generator for DSP v13.3
- Available under terms of the SignOnce IP Site License

LogiCORE IP Facts Table

<table>
<thead>
<tr>
<th>Supported Device Family</th>
<th>Zynq™-7000, Artix™-7, Virtex-7, Kintex™-7, Virtex-6, Spartan®-6</th>
</tr>
</thead>
<tbody>
<tr>
<td>Supported User Interfaces</td>
<td>AXI4-Stream</td>
</tr>
<tr>
<td>Resource Configuration</td>
<td>LUTs</td>
</tr>
<tr>
<td>DVB</td>
<td>807</td>
</tr>
<tr>
<td>G.709</td>
<td>779</td>
</tr>
<tr>
<td>CCSDS</td>
<td>1332</td>
</tr>
</tbody>
</table>

Core Specifics

- Design Files
- Example Design
- Test Bench
- Constraints File
- Simulation Model

Tested Design Tools

- Design Entry Tools
  - CORE Generator tool 13.3
  - System Generator for DSP 13.3
- Simulation(5)
  - Mentor Graphics ModelSim
  - Cadence Incisive Enterprise Simulator (IES)
  - Synopsys VCS and VCS MX
  - iSim
- Synthesis Tools
  - XST 13.3

Support

Provided by Xilinx, Inc.

---

1. For a complete listing of supported devices, see the release notes for this core.
2. Resources listed here are for Virtex-7 (-3) devices. For more complete device performance numbers, see Table 8.
3. Based on 18K/36K block RAMs.
4. Performance numbers listed are for Virtex-7 (-3) FPGAs. For more complete performance data, see Performance Characteristics, page 30.
5. For the supported version of the tools, see the ISE Design Suite 13: Release Notes Guide.

---

© Copyright 2011 Xilinx, Inc. Xilinx, the Xilinx logo, Artix, ISE, Kintex, Spartan, Virtex, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. ARM is a registered trademark of ARM in the EU and other countries. The AMBA trademark is a registered trademark of ARM Limited. Simulink is a registered trademark of The MathWorks, Inc. All other trademarks are the property of their respective owners.
Applications

The Reed-Solomon decoder (with the Reed-Solomon algorithm) is used for Forward Error Correction (FEC) in systems where data are transmitted and subject to errors before reception, for example, communications systems, disk drives, and so on.

The core meets the requirements of most standards that employ RS codes, such as CCSDS, DVB, ETSI-BRAN, IEEE802.16, G.709, IESS-308.

Functional Description

Reed-Solomon codes are usually referred to as \((n,k)\) codes, where \(n\) is the total number of symbols in a code block and \(k\) is the number of information or data symbols. In a systematic code, the complete code block is formed from the \(k\) data symbols, followed by the \(n-k\) check symbols.

A Reed-Solomon code is also characterized by two polynomials: the field polynomial and the generator polynomial. The field polynomial defines the Galois field, of which the symbols are members. The generator polynomial defines how the check symbols are generated. Both of these polynomials are usually defined in the specification for any particular Reed-Solomon code. The core GUI allows both of these polynomials to be user-defined.

The Reed-Solomon decoder samples the \(n\) symbols on the S_AXIS_INPUT channel and attempts to correct any errors. The corrected symbols are output on the M_AXIS_OUTPUT channel.

The maximum number of symbol errors in a block that can be guaranteed to be corrected by the Reed-Solomon algorithm is \(t = (n-k)/2\). (Each symbol error can contain any number of bit errors). This is always rounded down to the nearest whole number. The decoder core implements the Reed-Solomon algorithm in full, but if a block is received with more than \(t\) errors the decoder will fail.

The Reed-Solomon decoder algorithm can generally detect that an excess of errors has occurred and can therefore indicate a failure to decode a block. However, it is possible for excessive errors to produce a codeword that the decoder algorithm recognizes as a legitimate lower number of errors, in which case the failure is not detected. This is a function of the Reed-Solomon algorithm and not a limitation of the core.

Shortened Codes

Normally, \(n = 2^{\text{Symbol Width}}-1\). If \(n\) is less than this, the code is referred to as a “shortened code.” The decoder core handles both full-length and shortened codes. Only \(n\) symbols are input and output, where \(n\) is the value entered in the CORE Generator GUI or supplied on the S_AXIS_CTRL channel. This is the case even if the code is shortened. Shortening does not affect \(k\) or the number of check symbols or the number of errors that can be corrected.

Interface Description

Pinout

Some of the pins are optional. The outputs that are not required should be left unconnected. The Xilinx mapping software removes the logic driving them, ensuring that FPGA resources are not wasted.

A representative symbol, with the signal names, is shown in Figure 1 and described in Table 1. The AXI slave channel is indicated by \(s_\cdot\) and the AXI master channel by \(m_\cdot\).
Table 1: Core Signal Pinout

<table>
<thead>
<tr>
<th>Signal</th>
<th>Direction</th>
<th>Optional</th>
<th>Description</th>
</tr>
</thead>
<tbody>
<tr>
<td>aclk</td>
<td>INPUT</td>
<td>No</td>
<td>Rising edge clock</td>
</tr>
<tr>
<td>aclken</td>
<td>INPUT</td>
<td>Yes</td>
<td>Active high clock enable</td>
</tr>
<tr>
<td>aresetn</td>
<td>INPUT</td>
<td>Yes</td>
<td>Active low synchronous clear (overrides aclken)</td>
</tr>
<tr>
<td>s_axis_input_tvalid</td>
<td>INPUT</td>
<td>No</td>
<td>TVALID for S_AXIS_INPUT channel. See AXI4-Stream Protocol for protocol.</td>
</tr>
<tr>
<td>s_axis_input_tready</td>
<td>OUTPUT</td>
<td>No</td>
<td>TREADY for S_AXIS_INPUT</td>
</tr>
<tr>
<td>s_axis_input_tdata</td>
<td>INPUT</td>
<td>No</td>
<td>User bits, passed through core unmodified, with same latency as s_axis_input_tdata</td>
</tr>
<tr>
<td>s_axis_input_tuser</td>
<td>INPUT</td>
<td>Yes</td>
<td>Marks last symbol of input block. Only used to generate event outputs. Can be tied low or high if event outputs not used.</td>
</tr>
<tr>
<td>s_axis_input_tlast</td>
<td>INPUT</td>
<td>No</td>
<td>Marks last symbol of input block. Only used to generate event outputs. Can be tied low or high if event outputs not used.</td>
</tr>
<tr>
<td>s_axis_ctrl_tvalid</td>
<td>INPUT</td>
<td>Yes</td>
<td>TVALID for S_AXIS_CTRL channel. This channel is only present if core has variable block length, number of check symbols or variable puncturing</td>
</tr>
<tr>
<td>s_axis_ctrl_tready</td>
<td>OUTPUT</td>
<td>Yes</td>
<td>TREADY for s_axis_ctrl_channel</td>
</tr>
<tr>
<td>s_axis_ctrl_tdata</td>
<td>INPUT</td>
<td>Yes</td>
<td>Block length, number of check symbols and puncture select, if applicable</td>
</tr>
<tr>
<td>m_axis_output_tvalid</td>
<td>OUTPUT</td>
<td>No</td>
<td>TVALID for M_AXIS_OUTPUT channel. Tie high if downstream slave is always able to accept data from M_AXIS_OUTPUT</td>
</tr>
<tr>
<td>m_axis_output_tready</td>
<td>INPUT</td>
<td>No</td>
<td>Corrected data output</td>
</tr>
<tr>
<td>m_axis_output_tdata</td>
<td>OUTPUT</td>
<td>Yes</td>
<td>s_axis_input_tuser delayed by core latency</td>
</tr>
<tr>
<td>m_axis_output_tuser</td>
<td>OUTPUT</td>
<td>Yes</td>
<td></td>
</tr>
</tbody>
</table>
AXI4-Stream Protocol

The use of AXI4-Stream interfaces brings standardization and enhances interoperability of Xilinx IP LogiCORE™ solutions. Other than general control signals such as aclk, aclken and aresetn, and event outputs, all inputs and outputs to the core are conveyed via AXI4-Stream channels. A channel consists of TVALID and TDATA always, plus several optional ports and fields. In the RS Decoder core, the additional ports used are TREADY, TLAST and TUSER. Together, TVALID and TREADY perform a handshake to transfer a value, where the payload is TDATA, TUSER and TLAST. The payload is indeterminate when TVALID is deasserted.

The RS Decoder core operates on the values contained in the S_AXIS_INPUT channel TDATA fields and outputs the results in the TDATA fields of the M_AXIS_OUTPUT channel. The RS Decoder core does not use inputs TUSER and TLAST as such, but the core provides the facility to convey TUSER with the same latency as TDATA. This facility of passing TUSER from input to output is intended to ease use of the core in a system. TLAST is provided purely as a check that the core is in sync with the system and its use is optional.

For further details on AXI4-Stream Interfaces see [Ref 1] and [Ref 2].

Basic Handshake

Figure 2 shows the transfer of data in an AXI4-Stream channel. TVALID is driven by the source (master) side of the channel and TREADY is driven by the receiver (slave). TVALID indicates that the value in the payload fields (TDATA, TUSER and TLAST) is valid. TREADY indicates that the slave is ready to receive data. When both TVALID and TREADY are true in a cycle, a transfer occurs. The master and slave set TVALID and TREADY respectively for the next transfer appropriately.
The full flow control of AXI4-Stream aids system design because the flow of data is self-regulating. Data loss is prevented by the presence of back pressure (TREADY), so that data is only propagated when the downstream datapath is ready to process it.

The core has two input channels: S_AXIS_INPUT and S_AXIS_CTRL. If any of the block parameters, such as block length, have been selected to be run time configurable then a block cannot be processed until the control values for that block have been loaded on S_AXIS_CTRL. A new control value must be loaded for every new block or the core will stall the S_AXIS_INPUT channel by deasserting \( s\_axis\_input\_tready \). Some data can be input without a control value until the input FIFO fills. It is recommended to write control values before the data is supplied. To guarantee that the input channel is not stalled due to lack of control information, the control value should be written no later than one clock cycle before the first data symbol is sampled. Control values are stored in a FIFO inside the core and used when a new input block is started. Up to 16 control values can be stored before any input data is provided. After the control FIFO fills, \( s\_axis\_ctrl\_tready \) is deasserted.

The core has two output channels: M_AXIS_OUTPUT and M_AXIS_STAT. If the output is prevented from off-loading data because \( m\_axis\_output\_tready \) is low then data accumulates in the core. When the core’s internal buffers are full the core stops further operations. This prevents the input buffers from off-loading data for new operations so the input buffers fill as new data is input. When the input buffers fill, their respective TREADYs (\( s\_axis\_input\_tready \) and \( s\_axis\_ctrl\_tready \)) are de-asserted to prevent further input. This is the normal action of back pressure. One status value is output on M_AXIS_STAT for each block output on M_AXIS_OUTPUT. In multichannel mode a separate status value is output for each channel, with \( m\_axis\_stat\_tlast \) indicating the last channel. If \( m\_axis\_stat\_tready \) is low and this status information is not read then the status information is buffered inside the core. When this buffer fills and the core needs to output more status information, the input channel is eventually blocked and \( s\_axis\_input\_tready \) is deasserted. To prevent the output channel stalling, it is recommended to read the status information for a block before the status information for the next block is output.

**aclken**

The clock enable input (aclken) is an optional pin. When aclken is deasserted (low), all the other synchronous inputs are ignored, except aresetn, and the core remains in its current state. This pin should be used only if it is genuinely required because it has a high fan out within the core and can result in lower performance.

aclken is a true clock enable and causes the entire core to freeze state when it is low.

An example of aclken operation is shown in Figure 3. In this case, the decoder ignores symbol D4 as input to the block, and the current m_axis_output_tdata value remains unchanged. (The decoder still samples \( n \) symbols.)
As $D_4$ is not included in the code block, the output sequence $...D_0,D_1,D_2,D_3,D_5...$ appears on m_axis_output_tdata during the output stage of this block.

![Clock Enable Timing](image1)

**Figure 3: Clock Enable Timing**

**aresetn**

The synchronous reset (aresetn) input is an optional pin. It can be used to re-initialize the decoder at any time, regardless of the state of aclken. aresetn needs to be asserted low for at least two clock cycles to initialize the circuit. The decoder becomes ready for normal operation two cycles after aresetn goes high. This pin should be selected with caution, as it increases the size of the core and can reduce performance.

The timing for the aresetn input is illustrated in Figure 4. Note that some outputs are not reset by aresetn.

![Synchronous Reset Timing](image2)

**Figure 4: Synchronous Reset Timing**
S_AXIS_INPUT Channel

s_axis_input_tdata
Data to be processed is passed into the core on this port. The port is composed of a number of subfields, depending on parameter settings. To ease interoperability with byte-oriented buses, each subfield within TDATA is padded with zeros, if necessary, to fit a bit field which is a multiple of 8 bits. The padding bits are ignored by the core and do not result in additional resource use. The structure is shown in Figure 5.

```
| PAD | ERASE | PAD | DATA_IN |
```

*Figure 5: Input Channel TDATA Structure*

DATA_IN Field
This is the input bus for the incoming Reed-Solomon coded data. The width of the DATA_IN portion of the field is set by the Symbol Width parameter in the GUI.

ERASE Field
This field is only present when erasure support is required. It only contains a single bit of information: the ERASE input. Erasure handling is described later in this document.

s_axis_input_tuser
This optional input is used to pass information through the core with exactly the same latency as s_axis_input_tdata. This could be used to tag each symbol sampled on DATA_IN with marker bits, for example. The number of TUSER bits is parameterizable and set by the Number of Marker Bits parameter in the GUI. The TUSER bits are delayed with the same latency as DATA_IN to DATA_OUT and output on m_axis_output_tuser. For example, if “5” is sampled on s_axis_input_tuser at the same time as the first symbol on s_axis_input_tdata, then “5” is output on m_axis_output_tuser at the same time the first symbol is output on m_axis_output_tdata.

This feature can be used to mark special symbols within a frame or to tag data from different blocks with block identification numbers.

In general, using a small number of marker bits makes very little difference to the core size. However, a point is reached where extra marker bits cause more memory to be used. This point is dependent on the symbol width and latency.

s_axis_input_tlast
This input can be tied low or high if the event outputs (event_s_input_tlast_missing and event_s_input_tlast_unexpected) are not used. It is present purely to provide a check that the system and core are in sync with block sizes. If the event outputs are used then s_axis_input_tlast must be asserted high when the last symbol of a block is sampled on s_axis_input_tdata. In the multichannel case it must be asserted when the last symbol of the last channel of the block is sampled on s_axis_input_tdata. The core maintains its own internal count of the symbols, so it knows when the last symbol is being sampled. If s_axis_input_tlast is not sampled high when the last input symbol is sampled then event_s_input_tlast_missing is asserted until the next input sample is taken. Similarly, if s_axis_input_tlast is sampled high when the core is not expecting it, event_s_input_tlast_unexpected is asserted until the next input sample is taken. If either of these events occurs then the system and the core are out of sync and the core, and possibly the system, should be reset.
S_AXIS_CTRL Channel

s_axis_ctrl_tdata

If the S_AXIS_CTRL channel is present, control data for each block is passed into the core on this port. The port is composed of a number of subfields, depending on parameter settings. Each subfield is padded to make it a multiple of 8 bits. The padding bits are ignored by the core and do not result in additional resource use. The structure is shown in Figure 6. Care should be taken to ensure only valid combinations of N_IN and R_IN are provided, as the core might need to be reset if invalid values are written.

| PAD | PUNC_SEL | PAD | R_IN | PAD | N_IN |

Figure 6: Control Channel TDATA Structure

N_IN Field

This field is only present if “Variable Block Length” is selected in the GUI. This allows the block length to be changed every block. Selecting this input significantly increases the size of the core. Unless there is an R_IN field, the number of check symbols is fixed, so varying \( n \) automatically varies \( k \).

For example, if N_IN is set to 255 and R_IN is set to 16 in the control word C_1 in Figure 8, the next input block (starting D_1) is treated as a \((n=255, k=239)\) codeword. If C_2 has N_IN equal to 64 and R_IN is equal to 8, then the next input block (starting D_N) is treated as a \((n=64, k=56)\) codeword. For this example, \( n \) should be set to 255 and \( k \) to 239 in the GUI, as the largest expected R_IN value is 16. This would give an R_IN field width of 5 bits (plus 3 padding bits).

R_IN Field

This field is only present if “Variable Number of Check Symbols” is selected in the GUI. It allows the number of check symbols to be changed every block.

The width of the R_IN field is the minimum number of bits required to represent the maximum \( n \) value minus the minimum \( k \) value, padded with unused inputs to round up to the nearest multiple of 8.

The value input on R_IN must correspond to the generator polynomial (and, hence, number of check symbols) used to encode the codeword. Some specifications appear to vary the number of check symbols, but in reality the codewords are all generated by the same generator polynomial, and the number of check symbols is varied by deleting some of them. The R_IN field should not be used in these cases. The PUNC_SEL field is provided to handle this.

PUNC_SEL Field

This field is only present if the number of puncture patterns is greater than one. It selects a puncture pattern to be applied to the code block. Puncturing is explained in Puncturing, page 19.

M_AXIS_OUTPUT Channel

m_axis_output_tdata

Raw data with errors sampled on s_axis_input_tdata is corrected and output from the core on this port. The port is composed of a number of subfields, depending on parameter settings. All output fields are padded with zeroes to fit a bit field which is a multiple of 8 bits. The structure is shown in Figure 7.
This is the output field for the corrected symbols. This field always has the same width as DATA_IN.

Corrected symbols start to appear at a number of clock cycles after the first symbol is sampled on DATA_IN. This delay is termed the latency of the decoder and is explained in Latency, page 19. Latency can vary if the block size is dynamically varied with the N_IN field or if the output is stalled by deassertion of a TREADY input.

This optional output field is an uncorrected version of DATA_OUT. It is DATA_IN delayed by the latency of the core. DATA_DEL is useful for making comparisons of corrected and uncorrected data. This field always has the same width as DATA_IN.

This field can be compared to DATA_OUT to gather error statistics and examine the position of error bits. The positions of individual bit errors can be obtained by XORing DATA_OUT and DATA_DEL.

This optional output field contains a single information bit, INFO, which is high when data symbols are on DATA_OUT and low when check symbols are on DATA_OUT (that is, the last \( n-k \) symbols of the block).

This optional output is \( s_{\text{axis input tuser}} \) delayed by the same latency as \( s_{\text{axis input tdata}} \) to \( m_{\text{axis output tdata}} \). The width is the same as \( s_{\text{axis input tuser}} \).

This output is high when the last symbol of a block is on \( m_{\text{axis output tdata}} \). This is either the \( k \)th symbol (if the “Output Check Symbols” option is not selected in the GUI) or the \( n \)th symbol (if the “Output Check Symbols” option is selected in the GUI) of the code word block. In the multichannel case, \( m_{\text{axis output tlast}} \) is only asserted high when the last symbol of the last channel is present on \( m_{\text{axis output tdata}} \).
M_AXIS_STAT Channel

m_axis_stat_tdata

Status information for the block just output is provided on this port. One status word is provided for each output block, one word for each channel in multichannel case. The status word is output after the last symbol has been processed inside the core. The status word(s) must be read before the core needs to write more status information to its internal buffer or the input channel is eventually blocked. If the status channel is not required then m_axis_stat_tready should be tied high.

The port is composed of a number of elements, depending on parameter settings. The port is padded with zeroes to be a multiple of 8 bits. The elements are always packed into the least significant bits. For example, if erasures are not required there is no ERASE_CNT element and BIT_ERR_0_TO_1 abuts ERR_CNT, assuming “Error Statistics” is selected in the GUI. The structure is shown in Figure 9.

<table>
<thead>
<tr>
<th>PAD</th>
<th>BIT_ERR_1_TO_0</th>
<th>BIT_ERR_0_TO_1</th>
<th>ERASE_CNT</th>
<th>ERR_CNT</th>
<th>ERR_FOUND</th>
<th>FAIL</th>
</tr>
</thead>
</table>

**Figure 9: Stat Channel TDATA Structure**

FAIL Element

The decoder sets FAIL high if it determines that there were more errors in the code block than it could correct. In this case, ERR_FOUND, ERR_CNT, ERASE_CNT, BIT_ERR_0_TO_1 and BIT_ERR_1_TO_0 status outputs are now undefined and should not be relied upon until FAIL goes low again.

With Reed-Solomon codes, if the error correcting capacity of the code is exceeded, it is usually possible to detect this and assert FAIL. However, there might be some cases where it is impossible. For example, consider a (5,1) code. This
code can correct up to two symbol errors. Any more than two symbol errors should result in a failure. Assume the transmitted codeword symbol sequence was \([a, b, c, d, e]\). Also assume that \([g, h, i, j, k]\) is another legitimate codeword. Suppose the received codeword is \([a, b, i, j, k]\). This contains three symbol errors; however, this is the same as \([g, h, i, j, k]\) with two symbol errors.

The decoder corrects this to yield \([g, h, i, j, k]\), and FAIL is not asserted. This is a function of the codes themselves and not the decoder implementation. As the block sizes become larger, it is extremely unlikely that one codeword will be converted into another, and FAIL generally detects that the correction capacity of the code has been exceeded.

If the error correction capacity of the code is exceeded in a particular code block, then the values on DATA_OUT when that block is output are undefined.

**ERR_FOUND Element**

If the decoder detected any errors, erasures, or punctures in the code block, ERR_FOUND is high. If no errors, erasures, or punctures are found, ERR_FOUND is low.

**ERR_CNT Element**

The ERR_CNT element gives the number of errors, erasures, and punctures that were corrected. The width of the element depends on the input parameters \(n\) and \(k\). The width is equal to the number of binary bits required to represent \((n-k)\). If \(n-k = 16\), for example, the ERR_CNT element is five bits wide.

If decoding fails, then FAIL is asserted and the ERR_CNT value cannot be relied upon.

**ERASE_CNT Element**

This element is only included when erasure or puncture support is required. The element width is equal to the number of binary bits required to represent \(n\). Erasure handling is described later in this document.

**BIT_ERR_0_TO_1 Element**

This element is only included when “Error Statistics” is selected in the GUI. It gives the number of bits that were received as 1 but corrected to 0 in the block. As long as the error correction capability of the code has not been exceeded, this is the same as the number of 0 bits that were corrupted to 1 during transmission. The element width is the number of binary bits required to represent \(((n-k) \times \text{Symbol_Width})\).

**BIT_ERR_1_TO_0 Output**

This element is included when BIT_ERR_0_TO_1 is included. It has the same functionality and width as BIT_ERR_0_TO_1, except it counts the number of bits received as 0 but corrected to 1.

**m_axis_stat_tlast**

This output is only driven in the multichannel case. It is asserted high when \(m\_axis\_stat\_tdata\) holds the information for the last channel. This is illustrated in Figure 10.
**event_s_input_tlast_missing**

This output is asserted high if \(s\_axis\_input\_tlast\) is not sampled high when the last symbol of a block is sampled. It should be left unconnected if not required and the logic used to generate it is optimized away. This output is only asserted until the next input sample starts to be processed inside the core, so care must be taken not to miss a pulse on this output. This output can be used to interrupt the system and possibly instigate a reset sequence.

**event_s_input_tlast_unexpected**

This output is asserted high if \(s\_axis\_input\_tlast\) is sampled high when an input symbol that is not the last symbol of a block is sampled. Its timing and operation are the same as \(event\_s\_input\_tlast\_missing\).

**event_s_ctrl_tdata_invalid**

This output is asserted high if the core has an \(S\_AXIS\_CTRL\) channel and values are sampled on \(N\_IN\) or \(R\_IN\) that are outside the absolute limits the core can handle. The limits are computed at core generation time, based on the parameters selected. When asserted, this output remains asserted until the core is reset. The core must be reset if this output is asserted, as invalid \(N\_IN\) or \(R\_IN\) values can cause the core to malfunction for subsequent blocks and not recover. Control values should be within the limits defined in Table 3.

**Erasure Decoding**

An erased symbol is an input symbol that is known to be wrong. The symbol is flagged as being erased by asserting the ERASE input high while the symbol is being sampled. In the example shown in Figure 11, \(D_2\) is flagged as an erasure.

The decoder corrects the code block if \(2e + E \leq n-k\), where \(e\) is the number of errors and \(E\) is the number of erasures.
The ERASE_CNT output provides a count of the number of erasures that were flagged for the block just output. It is updated at the same time as ERR_CNT and the other status outputs. If erasure decoding is selected, ERR_CNT provides a count of the number of erasures plus errors that were corrected.

Erasure decoding increases the size of the core considerably. It should be selected only if it is essential as there is a large area overhead compared to the same core without erasure support. See the example implementations toward the end of this data sheet.

Parameters

The core GUI provides a number of preset parameter values for several common Reed-Solomon standards. It also allows the user to define the following parameters.

Code Block Specification Parameters

Code Specification (including CCSDS)

The GUI aids creation of cores for a number of common Reed-Solomon specifications. Upon selecting a particular specification, the GUI automatically selects the parameter values necessary to meet the specification.

When implementing the CCSDS specification, the core automatically implements the dual-basis conversions defined in the CCSDS specification. This is illustrated in Figure 12. If the dual-basis conversions are not wanted, select custom specification instead of CCSDS and enter all the code parameters manually. Short CCSDS codes are also supported by selecting the appropriate values of n and k from the GUI. If IEEE 802.16d is selected, then the GUI uses a predefined COE file to define the required puncture patterns. This file can be modified if required.
Symbol Width
This is the width of DATA_IN and DATA_OUT.

Field Polynomial
This is the Galois Field polynomial, used to generate the Galois Field for the code. Polynomials are entered as decimal numbers. The bits of the binary equivalent correspond to the polynomial coefficients. For example,

\[285 = 100011101 \Rightarrow x^8+x^4+x^3+x^2+1\]

A value of zero causes the default polynomial for the given symbol width to be selected.

Table 2: Default Polynomials

<table>
<thead>
<tr>
<th>Symbol Width</th>
<th>Default Polynomial</th>
<th>Decimal Representation</th>
</tr>
</thead>
<tbody>
<tr>
<td>3</td>
<td>(x^3+x+1)</td>
<td>11</td>
</tr>
<tr>
<td>4</td>
<td>(x^4+x+1)</td>
<td>19</td>
</tr>
<tr>
<td>5</td>
<td>(x^5+x^2+1)</td>
<td>37</td>
</tr>
<tr>
<td>6</td>
<td>(x^6+x+1)</td>
<td>67</td>
</tr>
<tr>
<td>7</td>
<td>(x^7+x^3+1)</td>
<td>137</td>
</tr>
<tr>
<td>8</td>
<td>(x^8+x^4+x^3+x^2+1)</td>
<td>285</td>
</tr>
<tr>
<td>9</td>
<td>(x^9+x^4+1)</td>
<td>529</td>
</tr>
<tr>
<td>10</td>
<td>(x^{10}+x^3+1)</td>
<td>1033</td>
</tr>
<tr>
<td>11</td>
<td>(x^{11}+x^2+1)</td>
<td>2053</td>
</tr>
<tr>
<td>12</td>
<td>(x^{12}+x^6+x^4+x+1)</td>
<td>4179</td>
</tr>
</tbody>
</table>

Scaling Factor (h)
This is the scaling factor for the generator polynomial root index. Normally \(h\) is 1.

To ensure correct operation, the value of \(h\) must be chosen so that the greatest common divisor of \(h\) and \(2^{(\text{Symbol Width})}-1\) is 1, that is, \(h\) and \(2^{(\text{Symbol Width})}-1\) must be relative primes.
GeneratorStart
This is the Galois Field logarithm of the first root of the generator polynomial.

\[ g(x) = \prod_{i=0}^{n-k-1} (x - \alpha^h \times (GeneratorStart + i)) \]

Normally, GeneratorStart is 0 or 1; however, the core accepts other values.

Variable Block Length
This is selected when the N_IN field is required in s_axis_ctrl_tdata.

Symbols Per Block (n)
This is the number of symbols in an entire code block. If this is a shortened code, \( n \) should be the shortened number.

Data Symbols (k)
This is the number of information or data symbols in a code block. If the core has an N_IN or R_IN input, then \( k \) is used to specify the maximum number of check symbols supported. For example, if \( n=255 \) and \( k=239 \), then there can be a maximum of 16 check symbols.

Variable Number of Check Symbols
This is selected when the R_IN field is required in s_axis_ctrl_tdata. Take care that this is actually required, and variable check symbols are not to be implemented using puncture patterns.

Define Supported R_IN Values
If only a subset of the possible values that could be sampled on R_IN is actually required, then it is possible to reduce the size of the core slightly. For example, for the Intelsat standard, the R_IN input is 5 bits wide but it only requires \( r \) values of 14, 16, 18, and 20. The core size can be slightly reduced by defining only these four values to be supported. If any other value is sampled on R_IN, the core does not decode the data correctly.

Number of Supported R_IN Values
If “Define Supported R_IN Values” has been selected, then the number of supported R_IN values must be entered.

Supported R_IN Definition File
This is a COE file that defines the R values to be supported. It has the following format:

```plaintext
radix=10;
legal_r_vector=14,16,18,20;
```

The number of elements in the legal_r_vector must equal the “Number of Supported R_IN Values” set in the GUI.

Implementation Parameters

Self-Recovering
Selecting this option causes extra logic to be generated in the core to detect if the controlling state machine has entered an illegal state. This should never happen; however, in some systems illegal timing conditions can be generated by switching clocks outside of the core, for example. If the core is not reset after a violation like this, then
it might end up in an illegal state. If this is detected, then the core automatically synchronously resets itself. Selecting this option means that all the logic to handle synchronous reset is included in the core.

**Memory Style**
The following options are available:

- **Distributed** – The core should not use any block memories if possible. This is useful if they are required elsewhere in the design. For symbol widths of 8 and under, this option results in no block memories being used. For symbol widths greater than 8, some block memories are used, but their use is kept to a minimum.
- **Block** – The core should use block memories wherever possible. This keeps the number of CLBs used to a minimum, but might use block memory wastefully.
- **Automatic** – This option allows the core to use the most appropriate style of memory for each case, based on required memory depth.

**Number of Channels**
This parameter defines how many channels the core should support. Multichannel operation is described in [Multiple Channels, page 24](#).

**Output Check Symbols**
If selected, then the entire \( n \) symbols of each block are output on the M_AXIS_OUTPUT channel. If not selected, then only the \( k \) information symbols are output.

**Puncture Options**

**Number of Puncture Patterns**
This defines how many puncture patterns the core needs to handle. It is set to 0 if puncturing is not required, which is explained in [Puncturing, page 19](#). This parameter is not available if erasures are selected. The puncturing can be handled externally by asserting the ERASE input in this case.

**Puncture Definition File**
This is the .coe file that defines the punctured symbol positions within a block for each PUNC_SEL value. This is explained in [Puncturing, page 19](#).

**Optional Pins**

**Clock Enable**
This is selected when the aclken input is required.

**Synchronous Reset**
This is selected when the aresetn input is required.

**Erase**
This is selected when erasure support is required. See the explanation in [Erasure Decoding, page 12](#).

**Info**
This is selected when the INFO field is required in m_axis_output_tdata. This option is not available if “Output Check Symbols” is de-selected, as it is redundant in that case.
Original Delayed Data
This is selected when the DATA_DEL field is required in \texttt{m_axis_output_tdata}.

Error Statistics
This is selected when the BIT\_ERR\_0\_TO\_1 and BIT\_ERR\_1\_TO\_0 elements are required in \texttt{m_axis_stat_tdata}.

Marker Bits
This is selected when \texttt{s_axis_input_tuser} and \texttt{m_axis_output_tuser} are required.

Number of Marker Bits
This sets the width of \texttt{s_axis_input_tuser} and \texttt{m_axis_output_tuser}.

Parameter Ranges
Valid ranges for the parameters are given in Table 3.

<table>
<thead>
<tr>
<th>Parameter</th>
<th>Min</th>
<th>Max</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>(n)</td>
<td>5</td>
<td>(2(\text{Symbol_Width}),1)</td>
<td>[1]</td>
</tr>
<tr>
<td>(k)</td>
<td>1</td>
<td>(2(\text{Symbol_Width}),3)</td>
<td>[2]</td>
</tr>
<tr>
<td>(h)</td>
<td>1</td>
<td>(2^{16},1)</td>
<td></td>
</tr>
<tr>
<td>Polynomial</td>
<td>0</td>
<td>(2^{13},1)</td>
<td></td>
</tr>
<tr>
<td>(r=n-k)</td>
<td>2</td>
<td>256</td>
<td>[3] [4]</td>
</tr>
<tr>
<td>Symbol Width</td>
<td>3</td>
<td>12</td>
<td></td>
</tr>
<tr>
<td>Gen Start</td>
<td>0</td>
<td>1023</td>
<td></td>
</tr>
<tr>
<td>Number of Puncture Patterns</td>
<td>0</td>
<td>128</td>
<td></td>
</tr>
<tr>
<td>Number of Channels</td>
<td>1</td>
<td>128</td>
<td></td>
</tr>
<tr>
<td>Number of Marker Bits</td>
<td>1</td>
<td>16</td>
<td>[5]</td>
</tr>
</tbody>
</table>

Notes:
1. The lower limit for the variable \(n\) decoder is Maximum(5, \(r+1\)).
2. \(\text{Max} = n-r\)
3. In reality, \(r\) is limited by the maximum size of the device available. If the core exceeds the device size because \(r\) is so large, and a larger FPGA cannot be selected, the size of the core can be reduced by increasing the number of clock periods per symbol.
4. For CCSDS the minimum value of \(r\) is 3.
5. Only used if Marker Bits option is selected in the GUI.
Processing Delay

The core inputs a block, processes it and outputs the corrected block. The times to input and output the block are dependent on the block length. The time to process the block is dependent on the number of check symbols, \((n-k)\). The Processing Delay (PD) in clock cycles, for a given \(t\), is shown in Figure 13. The Processing Delay should not be confused with latency. It is a component of the latency. Processing delay is important because it determines if blocks can be indefinitely input without pause.

The core can still accept a new code block immediately after the previous one has been sampled, even if the Processing Delay is greater than \(n\), due to its internal buffering. However, if new blocks are continually fed to the decoder with \(n\) less than PD, at some point it is unable to accept a new code block and \(s\_axis\_input\_tready\) is deasserted. If PD is less than or equal to \(n\) then blocks can be input continuously, without pause, providing the output is not stalled by deasserting one of the output channel TREADY inputs. The timing is described in Variable Block Length, page 21.

The number of clock cycles can be calculated using Equation 1:

\[
PD = 2t^2 + 9t + 3
\]

Equation 1

If erasure decoding or puncturing is enabled, Equation 2 should be used:

\[
PD = (n-k)^2 + 6(n-k) + 4
\]

Equation 2
If PD <= n then the maximum throughput is equal to the clock frequency * symbol width Mb/s. If PD > n then maximum throughput is approximately (n/PD) * clock frequency * symbol width Mb/s.

Latency

The latency is the number of clock edges from a symbol being sampled on DATA_IN to the corrected version of that symbol appearing on DATA_OUT.

An example, with a latency of three, is shown in Figure 14. In reality, the latency is usually much greater than this.

The latency is dependent on the values of n (the number of symbols in a code block), t (the number of correctable errors), whether erasures or puncturing are selected, symbol width, number of channels and code specification. The GUI computes the actual latency based on the entered parameters and displays the value on the last page.

Puncturing

Puncturing can be thought of as erasure decoding where the erasure positions are known prior to the block being received. For example, in the IEEE802.16d standard, the RS codeword always has 16 check symbols; however, some of those symbols might not be transmitted. If only the first 12 check symbols are transmitted, the number of errors that can be corrected is reduced from 8 to 6. The decoder still decodes as if there were 16 check symbols. The last 4 check symbols are sampled, but ignored. One way of handling this is to flag the last 4 symbols of the block as erasures; however, the complexity of the full erasure decoding logic is not required. It is possible to define the known erasure positions in a file when generating the core. The core then automatically compensates for the deleted symbols. Erasure decoding must be unselected if puncturing is required. If both puncturing and erasure decoding are required, then the puncturing must be handled externally by asserting the ERASE input at the appropriate time.

As far as the core is concerned, the length of the block (n) still includes the punctured symbols. So for variable N codes, the value sampled on N_IN must include the number of punctured symbols. For example, IEEE802.16d specifies a (120,108,6) code, that is, n=120, k=108, and t=(n-k)/2=6. It would seem this code has only 12 check symbols, but it is actually a 16 check symbol code with 4 punctured check symbols. Therefore, the real value of n is 124 and N_IN must be set to 124 to allow for the 4 dummy symbols that are sampled after the 120 real symbols.

The PUNC_SEL field can be used to select between a number of predefined puncture patterns. The number of puncture patterns is set in the core GUI. If this is fewer than two, then PUNC_SEL is not required. If it is greater than zero, then a puncture definition file must be supplied to define the puncture patterns. For example, the file for IEEE802.16d is as follows:
radix=10;
puncture_select_vector=0,4,8,12;
puncture_vector= 0,1,2,3,
0,1,2,3,4,5,6,7,
0,1,2,3,4,5,6,7,8,9,10,11;

In this example, there are four possible puncture patterns. The number of symbols to be punctured from a block is defined in the `puncture_select_vector`. The number of symbols punctured for each `PUNC_SEL` value in this example is shown in Table 4.

**Table 4: puncture_select_vector Example**

<table>
<thead>
<tr>
<th>PUNC_SEL</th>
<th>Number of Symbols Punctured</th>
</tr>
</thead>
<tbody>
<tr>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>1</td>
<td>4</td>
</tr>
<tr>
<td>2</td>
<td>8</td>
</tr>
<tr>
<td>3</td>
<td>12</td>
</tr>
</tbody>
</table>

The `puncture_select_vector` entries can be in the range 0 to $n-k$. This is because the maximum number of punctured symbols that can be recovered is $n-k$.

The `puncture_vector` defines which symbols are punctured for each of the `puncture_select_vector` entries. In the previous example, there are no entries for `PUNC_SEL`=0, as the `puncture_select_vector` has defined 0 symbols to be punctured in this case. If `PUNC_SEL`=1, then the `puncture_select_vector` has defined that four symbols are to be punctured. The first four entries of the `puncture_vector` define the symbol positions. The entries count back from the last symbol in a block, with 0 being the last symbol. Thus if `PUNC_SEL`=1, symbols 0, 1, 2 and 3 are all punctured, that is, the last four symbols in the block. If `PUNC_SEL`=2, then the last eight symbols in the block are punctured. If `PUNC_SEL`=3, then the last twelve symbols in the block are punctured.

The number of entries in the `puncture_vector` must equal the sum of the entries in the `puncture_select_vector`.

Each `puncture_vector` entry must be less than $n$. If $n$ is variable, then the selected `puncture_vector` entry for a given block must be less than the value sampled on N_IN.

If the number of puncture patterns is not a power of two and an illegal `PUNC_SEL` value is sampled, then the punctured pattern applied by the core is not defined. For example, if the number of puncture patterns was set to 3, then only 0, 1, and 2 are legal values for `PUNC_SEL`. A value of 3 should never be sampled on `PUNC_SEL`.

Timing for the IEEE802.16 example is shown in Figure 15. `PUNC_SEL` is set to 1 using the control channel. The `puncture_select_vector` defines this as four punctured symbols. The `puncture_vector` specifies that the last four symbols of the block are to be punctured (symbols 0, 1, 2, and 3). The core still samples DATA_IN for the four punctured symbols. Dummy symbols must be provided to the core in the puncture positions, as shown in Figure 15. The value on DATA_IN is irrelevant at this time. $D_{N-4}$ is the last real symbol received.

The decoder actually determines the values of the punctured symbols and outputs them in the correct sequence. The ERASE_CNT element of $S_1$ shows how many symbols were punctured. The ERROR_CNT element shows the number of errors plus the number of punctures. So, if there were no errors in the block, ERROR_CNT would be 4 and ERASE_CNT would be 4 as well. The number of true errors is ERROR_CNT-ERASE_CNT.
If puncturing is used, the latency and Processing Delay are derived from the same equation as if erasures were enabled. See Processing Delay, page 18.

**Variable Block Length**

If the N_IN field of s_axis_ctrl_tdata is used, the block length can be different for every new block. N_IN can vary within the ranges shown in Table 3, page 17. It must also be greater than the number of check symbols, r. The number of check symbols can be fixed or variable, depending on whether “Variable Number of Check Symbols” is selected in the GUI.

When variable block length is used the latency and Processing Delay for each individual block are the same as for the fixed block core and can be checked in the core GUI. The values sampled on N_IN and R_IN can be used in the equations to compute the Processing Delay for each block sampled. The Processing Delay depends only on the number of check symbols.

A block might actually take longer to appear on DATA_OUT than the calculated latency, as an earlier, larger block might still be being processed. Figure 16 shows an example where the Processing Delay is greater than the block length. In this example block N2 is input while block N1 is still being processed. Block N2 cannot be processed until processing has completed for block N1. It is buffered until the Processing Delay for N1 completes. N3 is also input and buffered. The start of N4 is also input but the input FIFO fills at this point and s_axis_input_tready is deasserted. When the processing of N1 has completed, processing of N2 begins and N3 is prepared for processing. This preparation takes r cycles. When this is complete the rest of N4 can be loaded.

Note that if all the block lengths had been greater than or equal to the Processing Delay then s_axis_input_tready would not have been deasserted.
The core always samples data and outputs results as soon as possible. If the Processing Delay is not greater than any sampled block size there are never gaps between output blocks. However, it is possible for \texttt{s_axis_input_tready} to go low, even if the Processing Delay is not greater than all the sampled block sizes. This can happen if a large block is followed by many relatively small blocks: see Figure 17 for example. Because the large block (N1) takes a long time to output, the small input blocks start to back up inside the core. Thus, the input data might need to be temporarily held up, as in Figure 17, because a large block was followed by many small ones. An additional FIFO could be placed in front of the core to smooth out these effects if necessary. The input symbols to the FIFO would not need to have any gaps, and there would never be any gaps between output symbols from the core.

Note that the overall latency for block N2 is larger than predicted by the latency equation. This is because it had to wait for N1 to be output.

The processing section can also buffer results for up to two blocks. This is illustrated in the example in Figure 17. As the processing for N2 (that is, PD2) completes, the core is still outputting N1, so it stores the PD2 results in a buffer. These results are then used when outputting N2. PD3 completes before the PD2 results have been used, so the PD3 results are also buffered. The processing buffer can hold two blocks, so it is now full, and PD4 cannot begin until the PD3 results have been unloaded. N5 can still be input as the core can hold just over two complete blocks of data (or more if the blocks are extremely small) in its input stage. PD4 can begin when the N2 values begin to be output, as this is when the PD2 values are unloaded from the processing buffer. PD4 then begins and completes while the core is still outputting values from earlier blocks so its results are buffered until N3 has been output. PD 5 can begin immediately after PD4, as the processing buffer can hold two blocks. The first few samples of block N6 can be loaded into the core’s input stage but the input stage already contains N4 and N5, so the input FIFO soon fills up.
and s_axis_input_tready goes low. The input buffer frees up again as the N4 values are fed into the processing section at the start of PD4 and the rest of N6 can be read in.

Note that there is no gap between the output blocks, even though there were gaps at the input side. This is because the core always outputs results as soon as possible.

These figures are a slight simplification of what actually happens, but they serve to illustrate the core behavior. For example, there are some small fixed latencies between the input section, the processing section, and the output section.

**Block Code Settings**

The core decodes a systematic \( (n_{\text{block}}, k_{\text{block}}) \) block code, where the input block is \( n_{\text{block}} \) symbols long, comprised from \( k_{\text{block}} \) data symbols followed by \( r_{\text{block}} \) check symbols. The block code settings \( n_{\text{block}}, k_{\text{block}}, \) and \( r_{\text{block}} \) are optionally variable on a block-by-block basis. For multichannel configurations, all channels have the same settings for \( n_{\text{block}}, k_{\text{block}}, \) and \( r_{\text{block}} \). See Table 5.

**Table 5: Block Code Settings – Value and Range**

<table>
<thead>
<tr>
<th>Block Code Settings</th>
<th>Value (1)</th>
</tr>
</thead>
<tbody>
<tr>
<td>Fixed Block Length, Fixed Number of Check Symbols</td>
<td>( n(2) )</td>
</tr>
<tr>
<td>( n_{\text{block}} )</td>
<td>( n(2) )</td>
</tr>
<tr>
<td>( k_{\text{block}} )</td>
<td>( k(2) )</td>
</tr>
<tr>
<td>( r_{\text{block}} )</td>
<td>( n-k )</td>
</tr>
<tr>
<td>Fixed Block Length, Variable Number of Check Symbols</td>
<td></td>
</tr>
<tr>
<td>( n_{\text{block}} )</td>
<td>( n )</td>
</tr>
<tr>
<td>( k_{\text{block}} )</td>
<td>( n - R_{\text{IN}} )</td>
</tr>
<tr>
<td>( r_{\text{block}} )</td>
<td>( R_{\text{IN}} )</td>
</tr>
<tr>
<td>Variable Block Length, Fixed Number of Check Symbols</td>
<td></td>
</tr>
<tr>
<td>( n_{\text{block}} )</td>
<td>( N_{\text{IN}} )</td>
</tr>
<tr>
<td>( k_{\text{block}} )</td>
<td>( N_{\text{IN}} - (n-k) )</td>
</tr>
<tr>
<td>( r_{\text{block}} )</td>
<td>( n-k )</td>
</tr>
<tr>
<td>Variable Block Length, Variable Number of Check Symbols</td>
<td></td>
</tr>
<tr>
<td>( n_{\text{block}} )</td>
<td>( N_{\text{IN}} )</td>
</tr>
<tr>
<td>( k_{\text{block}} )</td>
<td>( N_{\text{IN}} - R_{\text{IN}} )</td>
</tr>
<tr>
<td>( r_{\text{block}} )</td>
<td>( R_{\text{IN}} )</td>
</tr>
</tbody>
</table>

**Notes:**
1. The minimum and maximum values are defined in Table 3.
2. \( n \) and \( k \) are the values set in the GUI.
3. Set \( k \) in GUI so that \( (n-k) \) equals the largest value the core needs to handle on \( R_{\text{IN}} \). For example, if \( n=255 \) and the largest legal \( R_{\text{IN}} \) value is 20, then set \( k \) to 235.

**n_block**

The block code setting \( n_{\text{block}} \) specifies the total number of symbols in the current code block.

- When a variable block length is not required, \( n_{\text{block}} \) is set to the parameter \( n \) for every code block.
- When a variable block length is required, \( n_{\text{block}} \) is written on the S_AXIS_CTRL channel prior to each new block.
**k_block**

The block code setting **k_block** specifies the number of data symbols in the current code block.

- When a variable block length is not required and a variable number of check symbols is not required, **k_block** is set to the parameter \( k \) for every block.
- When a variable block length is not required and a variable number of check symbols is required, **k_block** is set to the value written on R_IN.
- When a variable block length is required and a variable number of check symbols is not required, **k_block** is set to the value written on N_IN minus the parameter \( n-k \).
- When a variable number of check symbols is required, **k_block** is set to the value written on N_IN minus the value written on R_IN.

**r_block**

The block code setting **r_block** specifies the number of check symbols in the current code block.

- When a variable number of check symbols is not required, **r_block** is set to parameter \( n-k \) for every block.
- When a variable number of check symbols is required, **r_block** is written on R_IN prior to each new block.

**Multiple Channels**

The core can process multiple input channels simultaneously with a relatively small increase in the number of LUTs used. There is a larger increase in the number of registers used. A multichannel core generally runs at a higher clock frequency than a single-channel core. Using one multichannel core in a high-speed application can be more efficient than instantiating several single-channel RS decode cores. Multichannel is available only for fixed \( n \) and \( r \) decoders. All channels have the same code parameters.

When a new block is started for one channel, a new block is started for all the other channels as well. The code settings \( (n, k, \text{etc.}) \) are the same for all channels. If puncturing is used, then a single PUNC_SEL value that applies to all channels is written on S_AXIS_CTRL.

With multiple channels, there is still only one S_AXIS_INPUT channel. Incoming symbols for the channels are interlaced, so that the core samples the first symbol of channel 1 on the first rising clock edge, then the first symbol of channel 2 on the second rising clock edge, and so on, assuming s_axis_input_tvalid and s_axis_input_tready are asserted. Symbols (both information and check) are output on m_axis_output_tdata in the same sequence. An example with three channels is shown in Figure 18.
A single control value (C1) is written. This is only required if there is more than one puncture pattern and sets PUNC_SEL for all three channels. A new block is started for all three channels when s_axis_input_tvalid is asserted. A1, B1 and C1 are the first symbols of the new block for channels A, B and C. s_axis_input_tvalid can be deasserted at any time. For example, no value is sampled at the start of clock cycle 8.

If erasures are enabled, then the ERASE field can be asserted at any time for each channel independently.

Symbols on m_axis_output_tdata are interlaced in the same way as symbols on s_axis_input_tdata.

The timing for the output of the end of the block and the status channel is shown in Figure 10, page 12.

The Processing Delay is the single-channel Processing Delay multiplied by the number of channels. This must be less than or equal to $n$ multiplied by the number of channels for continuous input of code blocks with no input stalling.

The latency is multiplied by an amount roughly proportional to the number of channels. See the GUI for the exact latency value for a given set of parameters.

**Examples**

**Example 1:**

Symbol Width = 8
Symbols per Block ($n$) = 255
Data Symbols ($k$) = 239

RS(255,239) is a configuration of 255 symbols, including 239 8-bit data symbols. This code is capable of correcting 8 symbol errors, that is, up to 64 bit errors. The Processing Delay is 203 cycles, which is less than 255, so this configuration is capable of continuous processing and the throughput in Mb/s is 8 times the clock frequency (MHz).

**Example 2:**

Symbol Width = 8
Symbols per Block ($n$) = 255
Data Symbols ($k$) = 229

RS(255,229) is a configuration of 255 symbols, including 229 8-bit data symbols. This has a greater error correcting capability than Example 1, in that 13 symbols, or 104 bits of data, can be corrected. However, as the Processing Delay is 458 cycles, and is therefore greater than 255, continuous processing cannot be done.

Maximum throughput is approximately $(255/458) \times 8 \times$ clock frequency.

**Example 3:**

Symbol Width = 12
Symbols per Block ($n$) = 400
Data Symbols ($k$) = 376

The requirement is to be able to detect and correct a minimum of 3% of the symbols in a block of 12-bit data and have continuous operation. As this is 12-bit data, the maximum number of symbols in the block is 4095, and to meet the correction criteria the configuration would be RS(4095,3849). The Processing Delay (31369 symbol periods) would be prohibitive due to the $n-k$ value of 246.

The solution could be to use a shortened code. If RS(400,376) was used, this would correct 3% within the 400 symbols block. The Processing Delay is 399, so continuous code blocks are possible.
Example 4:
Symbol Width = 8
Symbols per Block (n) = 255
Data Symbols (k) = 239
Variable Block Length Checked
Variable Number of Check Symbols Checked

In this case there is a requirement to vary the number of symbols and the number of check symbols in the block. The symbol width is 8 bits, so n must be set to 255, or less. The largest expected R_IN value is 16, so k must be set to n-16=239. This gives an R_IN field width of 5 bits, plus 3 padding bits.

So N_IN can have a value up to 255 and R_IN can have a value up to 16. Lower limits are defined in Table 3.

Demonstration Test Bench

When the core is generated using CORE Generator, a demonstration test bench is created. This is a simple VHDL test bench that exercises the core.

The demonstration test bench source code is one VHDL file: demo_tb/tb_<component_name>.vhd in the CORE Generator output directory. The source code is comprehensively commented.

Using the Demonstration Test Bench

You must have access to a compiled XilinxCoreLib library: see [Ref 3] for information on how to compile XilinxCoreLib.

The demonstration test bench instantiates the generated RS Decoder core. If the CORE Generator project options were set to generate a structural model, a VHDL or Verilog netlist named <component_name>.vhd or <component_name>.v was generated. If this file is not present, generate it using the netgen program, for example:

```
netgen -sim -ofmt vhdl <component_name>.ngc <component_name>.vhd
```

Compile the netlist and the demonstration test bench into the work library, referencing the compiled XilinxCoreLib library (see your simulator documentation for more information on how to do this). Then simulate the demonstration test bench. View the test bench's signals in your simulator's waveform viewer to see the operations of the test bench.

The Demonstration Test Bench in Detail

The demonstration test bench performs the following tasks:

- Instantiates the core
- Generates a source codeblock consisting of a sinusoid
- RS encodes the source codeblock to create input codeblocks for the RS Decoder core
- Generates a clock signal
- Drives the core's input signals to demonstrate core features
- Checks that the core's output signals obey AXI protocol rules
- Checks that the core's output corrected data values match the source data values
- Provides signals showing the separate fields of AXI TDATA and TUSER signals
The demonstration test bench drives the core input signals to demonstrate the features and modes of operation of the core. The operations performed by the demonstration test bench are appropriate for the configuration of the generated core and are a subset of the following operations:

1. An initial phase where the core is initialized and no operations are performed.
2. Decode a codeblock containing no errors.
3. Decode and correct a codeblock containing the maximum number of errors the core can correct.
4. Try and fail to decode and correct a codeblock containing more errors than the core can correct.
5. Decode and correct a codeblock containing errors and erasures.
6. Use a different codeblock configuration, with fewer symbols, fewer check symbols, and a different puncture pattern, as appropriate to the core: decode and correct a codeblock containing errors.
7. Decode and correct 20 codeblocks, streaming data continuously as fast as the core can process it.
8. Decode and correct 10 more codeblocks which demonstrating the AXI control signals’ use and effects.
9. If ACLKEN is present: Demonstrate the effect of toggling aclken.
10. If ARESETn is present: Demonstrate the effect of asserting aresetn.

Customizing the Demonstration Test Bench

It is possible to modify the demonstration test bench to use different codeblock data or different control information.

Source data is pre-generated in the create_src_table function and stored in the SRC_DATA constant. Data from this constant is RS encoded and driven into the core by the drive_input_codeblock procedure. The RS encoding is performed by the rs_encode function from the XilinxCoreLib library: this function is obfuscated and its source code is not available. It is recommended to use the drive_input_codeblock procedure to drive a codeblock into the core.

For cores with an S_AXIS_CTRL control channel, control information is generated and driven into the core by the ctrl_stimuli process. Ensure that control information is provided for each data codeblock to prevent the core stalling.

The clock frequency of the core can be modified by changing the CLOCK_PERIOD constant.

System Generator for DSP Graphical User Interface

The Reed-Solomon Decoder core is available through Xilinx System Generator, a DSP design tool that enables the use of The Mathworks model-based design environment Simulink® for FPGA design. The Reed-Solomon Decoder core is one of the DSP building blocks provided in the Xilinx blockset for Simulink. The core can be found in the Xilinx Blockset in the Communication section. The block is called “Reed-Solomon Decoder 8.0.” See the System Generator User Manual for more information.

The controls in the System Generator GUI work identically to those in the CORE Generator GUI, although the layout has changed slightly. See Parameters, page 13, for detailed information about all other parameters.
Migrating to RS Decoder v8.0 from Earlier Versions

XCO Parameter Changes

The CORE Generator core update functionality can be used to update an existing XCO file from v7.1 to v8.0, but the update mechanism alone does not create a core compatible with v7.1. See Instructions for Minimum Change Migration. Table 6 shows the changes to XCO parameters from v7.1 to v8.0.

Table 6: XCO Parameter Changes from v7.1 to v8.0

<table>
<thead>
<tr>
<th>Version v7.1</th>
<th>Version v8.0</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>component_name</td>
<td>component_name</td>
<td>Unchanged</td>
</tr>
<tr>
<td>code_specification</td>
<td>code_specification</td>
<td>Unchanged</td>
</tr>
<tr>
<td>symbol_width</td>
<td>symbol_width</td>
<td>Unchanged</td>
</tr>
<tr>
<td>field_polynomial</td>
<td>field_polynomial</td>
<td>Unchanged</td>
</tr>
<tr>
<td>scaling_factor</td>
<td>scaling_factor</td>
<td>Unchanged</td>
</tr>
<tr>
<td>generator_start</td>
<td>generator_start</td>
<td>Unchanged</td>
</tr>
<tr>
<td>variable_block_length</td>
<td>variable_block_length</td>
<td>Unchanged</td>
</tr>
<tr>
<td>symbols_per_block</td>
<td>symbols_per_block</td>
<td>Unchanged</td>
</tr>
<tr>
<td>data_symbols</td>
<td>data_symbols</td>
<td>Unchanged</td>
</tr>
<tr>
<td>variable_number_of_check_symbols</td>
<td>variable_number_of_check_symbols</td>
<td>Unchanged</td>
</tr>
<tr>
<td>define_supported_r_in_values</td>
<td>define_supported_r_in_values</td>
<td>Unchanged</td>
</tr>
<tr>
<td>number_of_supported_r_in_values</td>
<td>number_of_supported_r_in_values</td>
<td>Unchanged</td>
</tr>
<tr>
<td>supported_r_in_definition_file</td>
<td>supported_r_in_definition_file</td>
<td>Unchanged</td>
</tr>
<tr>
<td>self_recoversing</td>
<td>self_recoversing</td>
<td>Unchanged</td>
</tr>
<tr>
<td>memory_style</td>
<td>memory_style</td>
<td>Unchanged</td>
</tr>
<tr>
<td>number_of_channels</td>
<td>number_of_channels</td>
<td>Unchanged</td>
</tr>
<tr>
<td>output_check_symbols</td>
<td>New parameter. v7.1 always output check symbols. This is optional in v8.0.</td>
<td></td>
</tr>
<tr>
<td>number_of_puncture_patterns</td>
<td>number_of_puncture_patterns</td>
<td>Unchanged</td>
</tr>
<tr>
<td>puncture_definition_file</td>
<td>puncture_definition_file</td>
<td>Unchanged</td>
</tr>
<tr>
<td>clock_enable</td>
<td>aclken</td>
<td>Name change</td>
</tr>
<tr>
<td>synchronous_reset</td>
<td>aresetn</td>
<td>Name change. aresetn is active low.</td>
</tr>
<tr>
<td>erase</td>
<td>erase</td>
<td>Unchanged</td>
</tr>
<tr>
<td>info_end</td>
<td>info</td>
<td>Marked last info symbol in v7.1. Marks all info symbols in v8.0.</td>
</tr>
<tr>
<td>original_delayed_data</td>
<td>original_delayed_data</td>
<td>Unchanged</td>
</tr>
<tr>
<td>error_statistics</td>
<td>error_statistics</td>
<td>Unchanged</td>
</tr>
<tr>
<td>marker_bits</td>
<td>marker_bits</td>
<td>Unchanged</td>
</tr>
<tr>
<td>number_of_marker_bits</td>
<td>number_of_marker_bits</td>
<td>Unchanged</td>
</tr>
<tr>
<td>clocks_per_symbol</td>
<td>Feature removed in v8.0. Input timing now controlled with s_axis_input_tvalid.</td>
<td></td>
</tr>
<tr>
<td>optimization</td>
<td>v8.0 is always optimized for speed.</td>
<td></td>
</tr>
</tbody>
</table>
Port Changes

**Table 7: Port Changes from v7.1 to v8.0**

<table>
<thead>
<tr>
<th>Version v7.1</th>
<th>Version v8.0</th>
<th>Notes</th>
</tr>
</thead>
<tbody>
<tr>
<td>CLK</td>
<td>aclk</td>
<td>Rename only</td>
</tr>
<tr>
<td>CE</td>
<td>aclken</td>
<td>Rename only</td>
</tr>
<tr>
<td>SR</td>
<td>aresetn</td>
<td>Rename and change on sense (now active low). Must now be asserted for at least 2 cycles.</td>
</tr>
<tr>
<td>SYNC</td>
<td></td>
<td>v8.0 does not require a pulse at the start of each block. s_axis_input_tvalid is used to detect this automatically.</td>
</tr>
<tr>
<td>DATA_IN</td>
<td></td>
<td>Now exists as a field within s_axis_input_tdata</td>
</tr>
<tr>
<td>ERASE</td>
<td></td>
<td>Now exists as a field within s_axis_input_tdata</td>
</tr>
<tr>
<td>MARK_IN</td>
<td>s_axis_input_tuser</td>
<td></td>
</tr>
<tr>
<td>N_IN</td>
<td></td>
<td>Now exists as a field within s_axis_ctrl_tdata</td>
</tr>
<tr>
<td>R_IN</td>
<td></td>
<td>Now exists as a field within s_axis_ctrl_tdata</td>
</tr>
<tr>
<td>PUNC_SEL</td>
<td></td>
<td>Now exists as a field within s_axis_ctrl_tdata</td>
</tr>
<tr>
<td>DATA_OUT</td>
<td></td>
<td>Now exists as a field within m_axis_output_tdata</td>
</tr>
<tr>
<td>DATA_DEL</td>
<td></td>
<td>Now exists as a field within m_axis_output_tdata</td>
</tr>
<tr>
<td>INFO_END</td>
<td></td>
<td>Replaced with info field in m_axis_output_tdata</td>
</tr>
<tr>
<td>MARK_OUT</td>
<td>m_axis_output_tuser</td>
<td></td>
</tr>
<tr>
<td>ERASE_CNT</td>
<td></td>
<td>Now exists as an element within m_axis_stat_tdata</td>
</tr>
<tr>
<td>ERR_CNT</td>
<td></td>
<td>Now exists as an element within m_axis_stat_tdata</td>
</tr>
<tr>
<td>ERR_FOUND</td>
<td></td>
<td>Now exists as an element within m_axis_stat_tdata</td>
</tr>
<tr>
<td>FAIL</td>
<td></td>
<td>Now exists as an element within m_axis_stat_tdata</td>
</tr>
<tr>
<td>BLK_STRT</td>
<td></td>
<td>v8.0 provides m_axis_output_tvalid and m_axis_output_tlast for output timing control</td>
</tr>
<tr>
<td>BLK_END</td>
<td>m_axis_output_tlast</td>
<td></td>
</tr>
<tr>
<td>READY</td>
<td>s_axis_input_tready</td>
<td></td>
</tr>
<tr>
<td>RFFD</td>
<td></td>
<td>Control data can be written when s_axis_ctrl_tready is asserted in v8.0 core. Input data stream can be sampled when s_axis_input_tready is asserted.</td>
</tr>
<tr>
<td>BIT_ERR_0_TO_1</td>
<td></td>
<td>Now exists as an element within m_axis_stat_tdata</td>
</tr>
<tr>
<td>BIT_ERR_1_TO_0</td>
<td></td>
<td>Now exists as an element within m_axis_stat_tdata</td>
</tr>
<tr>
<td>BIT_ERR_RDY</td>
<td>m_axis_stat_tvalid</td>
<td></td>
</tr>
</tbody>
</table>

Latency Changes

The latency and timing of the v8.0 core is different to the v7.1 core. The update process cannot account for this. Latency and timing of the v8.0 core are similar to the variable block length timing of the v7.1 core. The exact latency and processing delay are reported in the GUI.

**Instructions for Minimum Change Migration**

To configure the v8.0 core to mimic the v7.1 core as closely as possible the translation is as follows:

**Parameters**

- **output_check_symbols** (Implementation): set to true

If **clocks_per_symbol** was set to a value greater than one in the v7.1 core then the equivalent behavior can be obtained with the v8.0 core by asserting **s_axis_input_tvalid** once every **clocks_per_sym** clock cycles.
Ports
v7.1 ports should be mapped to the ports shown in Table 7.
Status information was output coincident with the BLK_END pulse in v7.1. In v8.0, the status information is made available around the same time but is flagged with the m_axis_stat_tvalid output. Unlike v7.1, the status information must be read, using m_axis_stat_tready, to avoid blocking the output interface.

Core Resource Utilization
The area of the core increases with $n$, $n-k$, and the symbol width. Some example configurations are shown in Table 8. In this table, optional pins were not used, unless otherwise stated. Memory style was always set to automatic. The option to map primary I/O registers into IOBs during placement should be selected if the core I/Os are to be connected directly onto a PCB via the FPGA package pins. This gives lower output clock-to-out times and predictable setup and hold times. In this case, it is especially important to register signals that might not be registered inside the core, such as TVALID and TREADY inputs.

Performance Characteristics
It is important to set a maximum period constraint on the core clock input. The figures in Table 8 show clock speeds that can be achieved when this is done. Apart from high map and par effort, default implementation tools options were used. It might be possible to improve slightly on these values by trying different options for the place and route software. Performance increases as $n$, $n-k$, and the symbol width decrease.

Table 8 provides resource and performance data for Virtex®-7 FPGAs. For other devices, generate a core and consult a map report to determine device utilization.

Table 8: Example Decoder Implementations

<table>
<thead>
<tr>
<th></th>
<th>ATSC</th>
<th>DVB1</th>
<th>DVB2</th>
<th>CCSDS</th>
<th>G.709</th>
<th>G.709 Two-Channel</th>
<th>ETSI-BRAN</th>
<th>IEEE-802.16d</th>
</tr>
</thead>
<tbody>
<tr>
<td>Generator Start</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>112</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
</tr>
<tr>
<td>$h$</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>11</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>$k$</td>
<td>187</td>
<td>188</td>
<td>188</td>
<td>223</td>
<td>239</td>
<td>239</td>
<td>239</td>
<td>239</td>
</tr>
<tr>
<td>$n$</td>
<td>207</td>
<td>204</td>
<td>204</td>
<td>255</td>
<td>255</td>
<td>255</td>
<td>255</td>
<td>255</td>
</tr>
<tr>
<td>Symbol Width</td>
<td>8</td>
<td>8</td>
<td>8</td>
<td>8</td>
<td>8</td>
<td>8</td>
<td>8</td>
<td>8</td>
</tr>
<tr>
<td>Erasure Decoding</td>
<td>No</td>
<td>No</td>
<td>Yes</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>No</td>
</tr>
<tr>
<td>Variable Block Length</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>No</td>
<td>Yes</td>
<td>Yes</td>
</tr>
<tr>
<td>Number of Channels</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>1</td>
<td>2</td>
<td>1</td>
<td>1</td>
</tr>
<tr>
<td>Puncture Patterns</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>0</td>
<td>4</td>
</tr>
<tr>
<td>Latency[1]</td>
<td>512</td>
<td>419</td>
<td>572</td>
<td>929</td>
<td>470</td>
<td>930</td>
<td>Variable</td>
<td>Variable</td>
</tr>
<tr>
<td>LUT/FF Pairs</td>
<td>1024</td>
<td>846</td>
<td>1903</td>
<td>1563</td>
<td>890</td>
<td>1303</td>
<td>986</td>
<td>1402</td>
</tr>
<tr>
<td>LUTs[3]</td>
<td>966</td>
<td>807</td>
<td>1831</td>
<td>1372</td>
<td>765</td>
<td>894</td>
<td>861</td>
<td>1140</td>
</tr>
</tbody>
</table>
An evaluation license is available for this core. The evaluation version of the core operates in the same way as the full version for several hours, dependent on clock frequency. Operation is then disabled and the data output does not change. If you notice this behavior in hardware, it probably means you are using an evaluation version of the core. The Xilinx tools warn that an evaluation license is being used during netlist implementation. If a full license is installed for the core to run on hardware, delete the old XCO file and recreate the core from new.

Notes:
1. Measured in clock periods.
2. Maximum clock frequencies are shown in MHz for -1/-3 parts. Clock frequency does not take clock jitter into account and should be derated by an amount appropriate to the clock source jitter specification. ISE speed file version used for both speed grades was "ADVANCED 1.01c 2011-08-29."
3. LUT count includes route-thrus and might vary when the core is packed with other logic. Resource information is for -1 speed grade.

**Evaluation**

An evaluation license is available for this core. The evaluation version of the core operates in the same way as the full version for several hours, dependent on clock frequency. Operation is then disabled and the data output does not change. If you notice this behavior in hardware, it probably means you are using an evaluation version of the core. The Xilinx tools warn that an evaluation license is being used during netlist implementation. If a full license is installed for the core to run on hardware, delete the old XCO file and recreate the core from new.

References
1. Xilinx AXI Design Reference Guide (UG761)
2. AMBA 4 AXI4-Stream Protocol Version: 1.0 Specification

**Support**

Xilinx provides technical support at www.xilinx.com/support for this LogiCORE IP product when used as described in the product documentation. Xilinx cannot guarantee timing, functionality, or support of product if implemented in devices that are not defined in the documentation, if customized beyond that allowed in the product documentation, or if changes are made to any section of the design labeled DO NOT MODIFY.

See the IP Release Notes Guide (XTP025) for further information on this core. On the first page there is a link to “All DSP IP.” The relevant core can then be selected from the displayed list.

For each core, there is a master Answer Record that contains the Release Notes and Known Issues list for the core being used. The following information is listed for each version of the core:

- New Features
- Bug Fixes
- Known Issues

**Ordering Information**

This Xilinx LogiCORE IP product is provided under the terms of the SignOnce IP Site License.
To evaluate this core in hardware, generate an evaluation license, which can be accessed from the Xilinx IP Evaluation page.

After purchasing the core, you will receive instructions for registering and generating a full core license. The full license can be requested and installed from the Xilinx IP Center for use with the Xilinx CORE Generator software v13.3. The CORE Generator software is bundled with the ISE® Design Suite software v13.3 at no additional charge. Contact your local Xilinx sales representative for pricing and availability on Xilinx LogiCORE products and software.

### Revision History

The following table shows the revision history for this document.

<table>
<thead>
<tr>
<th>Date</th>
<th>Version</th>
<th>Description of Revisions</th>
</tr>
</thead>
<tbody>
<tr>
<td>10/19/11</td>
<td>1.0</td>
<td>Initial Xilinx release for AXI version of core. Previous (non-AXI) version is DS252.</td>
</tr>
</tbody>
</table>

### Notice of Disclaimer

The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available “AS IS” and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of the Limited Warranties which can be viewed at [http://www.xilinx.com/warranty.htm](http://www.xilinx.com/warranty.htm); IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in Critical Applications: [http://www.xilinx.com/warranty.htm#critapps](http://www.xilinx.com/warranty.htm#critapps).