Performance and Resource Utilization for AXI Protocol Checker v2.0

Vivado Design Suite Release 2020.1

Interpreting the results

This page contains maximum frequency and resource utilization data for several configurations of this IP core. The data is separated into a table per device family. In each table, each row describes a test case. The columns are divided into test parameters and results. The test parameters include the part information and the core-specific configuration parameters. Any configuration parameters that are not listed have their default values; any parameters with a blank value are disabled or set automatically by the IP core. Consult the product guide for this IP core for a list of GUI parameter and user parameter mappings.

Data is provided for the following device families:

Artix-7

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
PROTOCOL
READ_WRITE_MODE
ADDR_WIDTH
DATA_WIDTH
ID_WIDTH
AWUSER_WIDTH
ARUSER_WIDTH
RUSER_WIDTH
WUSER_WIDTH
BUSER_WIDTH
MAX_RD_BURSTS
MAX_WR_BURSTS
HAS_SYSTEM_RESET
MAX_AW_WAITS
MAX_AR_WAITS
MAX_W_WAITS
MAX_R_WAITS
MAX_B_WAITS
MAX_CONTINUOUS_WTRANSFERS_WAITS
MAX_WLAST_TO_AWVALID_WAITS
MAX_WRITE_TO_BVALID_WAITS
MAX_CONTINUOUS_RTRANSFERS_WAITS
MESSAGE_LEVEL
SUPPORTS_NARROW_BURST
MAX_BURST_LENGTH
LIGHT_WEIGHT
ENABLE_CONTROL
Clock Input Fmax (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xc7a200t fbg676 -2 APC Default configuration AXI4 READ_WRITE 32 32 0 0 0 0 0 0 8 8 0 0 0 0 0 0 0 0 0 0 1 1 256 0 0 aclk 275 653 1012 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -2 AXI4-Lite protocol AXI4LITE READ_WRITE 32 32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 aclk 325 455 691 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -2 Data_Width=064 AXI4 READ_WRITE 32 64 0 0 0 0 0 0 8 8 0 0 0 0 0 0 0 0 0 0 1 1 256 0 0 aclk 275 698 1245 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -2 Data_Width=128 AXI4 READ_WRITE 32 128 0 0 0 0 0 0 8 8 0 0 0 0 0 0 0 0 0 0 1 1 256 0 0 aclk 265 814 1721 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -2 Data_Width=512 AXI4 READ_WRITE 32 512 0 0 0 0 0 0 8 8 0 0 0 0 0 0 0 0 0 0 1 1 256 0 0 aclk 249 1587 4545 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -2 Enable Control Register Interface AXI4 READ_WRITE 32 32 0 0 0 0 0 0 8 8 0 0 0 0 0 0 0 0 0 0 1 1 256 0 1 aclk 275 755 1173 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -2 Enable system reset AXI4 READ_WRITE 32 32 0 0 0 0 0 0 8 8 1 0 0 0 0 0 0 0 0 0 1 1 256 0 0 aclk 265 666 1047 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -2 Extended chacks, VALID handshake max_wait=1024 AXI4 READ_WRITE 32 32 0 0 0 0 0 0 8 8 0 0 0 0 0 0 1024 1024 1024 1024 1 1 256 0 0 aclk 275 717 1086 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -2 ID_width=0, Max_bursts=32 AXI4 READ_WRITE 32 32 0 0 0 0 0 0 32 32 0 0 0 0 0 0 0 0 0 0 1 1 256 0 0 aclk 275 716 1052 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -2 ID_width=2, Max_bursts=8 AXI4 READ_WRITE 32 32 2 0 0 0 0 0 8 8 0 0 0 0 0 0 0 0 0 0 1 1 256 0 0 aclk 254 865 1146 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -2 ID_width=4, Max_bursts=16 AXI4 READ_WRITE 32 32 4 0 0 0 0 0 16 16 0 0 0 0 0 0 0 0 0 0 1 1 256 0 0 aclk 183 1898 1905 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -2 ID_width=8, Max_bursts=16 AXI4 READ_WRITE 32 32 8 0 0 0 0 0 16 16 0 0 0 0 0 0 0 0 0 0 1 1 256 0 0 aclk 172 2179 2152 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -2 Light-weight mode AXI4 READ_WRITE 32 32 0 0 0 0 0 0 8 8 0 0 0 0 0 0 0 0 0 0 1 1 256 1 0 aclk 275 417 264 0 0 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -2 READY handshake max_wait=1024 AXI4 READ_WRITE 32 32 0 0 0 0 0 0 8 8 0 1024 1024 1024 1024 1024 0 0 0 0 1 1 256 0 0 aclk 260 702 1076 0 0 0 PRODUCTION 1.23 2018-06-13

Kintex-7

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
PROTOCOL
READ_WRITE_MODE
ADDR_WIDTH
DATA_WIDTH
ID_WIDTH
AWUSER_WIDTH
ARUSER_WIDTH
RUSER_WIDTH
WUSER_WIDTH
BUSER_WIDTH
MAX_RD_BURSTS
MAX_WR_BURSTS
HAS_SYSTEM_RESET
MAX_AW_WAITS
MAX_AR_WAITS
MAX_W_WAITS
MAX_R_WAITS
MAX_B_WAITS
MAX_CONTINUOUS_WTRANSFERS_WAITS
MAX_WLAST_TO_AWVALID_WAITS
MAX_WRITE_TO_BVALID_WAITS
MAX_CONTINUOUS_RTRANSFERS_WAITS
MESSAGE_LEVEL
SUPPORTS_NARROW_BURST
MAX_BURST_LENGTH
LIGHT_WEIGHT
ENABLE_CONTROL
Clock Input Fmax (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xc7k325t ffg900 -2 APC Default configuration AXI4 READ_WRITE 32 32 0 0 0 0 0 0 8 8 0 0 0 0 0 0 0 0 0 0 1 1 256 0 0 aclk 416 660 1011 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -2 AXI4-Lite protocol AXI4LITE READ_WRITE 32 32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 aclk 529 461 702 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -2 Data_Width=064 AXI4 READ_WRITE 32 64 0 0 0 0 0 0 8 8 0 0 0 0 0 0 0 0 0 0 1 1 256 0 0 aclk 407 711 1245 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -2 Data_Width=128 AXI4 READ_WRITE 32 128 0 0 0 0 0 0 8 8 0 0 0 0 0 0 0 0 0 0 1 1 256 0 0 aclk 435 835 1721 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -2 Data_Width=512 AXI4 READ_WRITE 32 512 0 0 0 0 0 0 8 8 0 0 0 0 0 0 0 0 0 0 1 1 256 0 0 aclk 398 1590 4542 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -2 Enable Control Register Interface AXI4 READ_WRITE 32 32 0 0 0 0 0 0 8 8 0 0 0 0 0 0 0 0 0 0 1 1 256 0 1 aclk 416 763 1177 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -2 Enable system reset AXI4 READ_WRITE 32 32 0 0 0 0 0 0 8 8 1 0 0 0 0 0 0 0 0 0 1 1 256 0 0 aclk 425 688 1047 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -2 Extended chacks, VALID handshake max_wait=1024 AXI4 READ_WRITE 32 32 0 0 0 0 0 0 8 8 0 0 0 0 0 0 1024 1024 1024 1024 1 1 256 0 0 aclk 435 749 1088 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -2 ID_width=0, Max_bursts=32 AXI4 READ_WRITE 32 32 0 0 0 0 0 0 32 32 0 0 0 0 0 0 0 0 0 0 1 1 256 0 0 aclk 407 736 1052 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -2 ID_width=2, Max_bursts=8 AXI4 READ_WRITE 32 32 2 0 0 0 0 0 8 8 0 0 0 0 0 0 0 0 0 0 1 1 256 0 0 aclk 398 898 1142 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -2 ID_width=4, Max_bursts=16 AXI4 READ_WRITE 32 32 4 0 0 0 0 0 16 16 0 0 0 0 0 0 0 0 0 0 1 1 256 0 0 aclk 313 2066 1905 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -2 ID_width=8, Max_bursts=16 AXI4 READ_WRITE 32 32 8 0 0 0 0 0 16 16 0 0 0 0 0 0 0 0 0 0 1 1 256 0 0 aclk 275 2238 2152 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -2 Light-weight mode AXI4 READ_WRITE 32 32 0 0 0 0 0 0 8 8 0 0 0 0 0 0 0 0 0 0 1 1 256 1 0 aclk 416 436 263 0 0 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -2 READY handshake max_wait=1024 AXI4 READ_WRITE 32 32 0 0 0 0 0 0 8 8 0 1024 1024 1024 1024 1024 0 0 0 0 1 1 256 0 0 aclk 416 730 1076 0 0 0 PRODUCTION 1.12 2017-02-17

Kintex UltraScale

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
PROTOCOL
READ_WRITE_MODE
ADDR_WIDTH
DATA_WIDTH
ID_WIDTH
AWUSER_WIDTH
ARUSER_WIDTH
RUSER_WIDTH
WUSER_WIDTH
BUSER_WIDTH
MAX_RD_BURSTS
MAX_WR_BURSTS
HAS_SYSTEM_RESET
MAX_AW_WAITS
MAX_AR_WAITS
MAX_W_WAITS
MAX_R_WAITS
MAX_B_WAITS
MAX_CONTINUOUS_WTRANSFERS_WAITS
MAX_WLAST_TO_AWVALID_WAITS
MAX_WRITE_TO_BVALID_WAITS
MAX_CONTINUOUS_RTRANSFERS_WAITS
MESSAGE_LEVEL
SUPPORTS_NARROW_BURST
MAX_BURST_LENGTH
LIGHT_WEIGHT
ENABLE_CONTROL
Clock Input Fmax (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xcku040 ffva1156 -2 APC Default configuration AXI4 READ_WRITE 32 32 0 0 0 0 0 0 8 8 0 0 0 0 0 0 0 0 0 0 1 1 256 0 0 aclk 613 694 1034 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 AXI4-Lite protocol AXI4LITE READ_WRITE 32 32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 aclk 660 462 703 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 Data_Width=064 AXI4 READ_WRITE 32 64 0 0 0 0 0 0 8 8 0 0 0 0 0 0 0 0 0 0 1 1 256 0 0 aclk 613 756 1275 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 Data_Width=128 AXI4 READ_WRITE 32 128 0 0 0 0 0 0 8 8 0 0 0 0 0 0 0 0 0 0 1 1 256 0 0 aclk 604 868 1763 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 Data_Width=512 AXI4 READ_WRITE 32 512 0 0 0 0 0 0 8 8 0 0 0 0 0 0 0 0 0 0 1 1 256 0 0 aclk 519 1642 4672 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 Enable Control Register Interface AXI4 READ_WRITE 32 32 0 0 0 0 0 0 8 8 0 0 0 0 0 0 0 0 0 0 1 1 256 0 1 aclk 613 801 1196 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 Enable system reset AXI4 READ_WRITE 32 32 0 0 0 0 0 0 8 8 1 0 0 0 0 0 0 0 0 0 1 1 256 0 0 aclk 613 726 1068 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 Extended chacks, VALID handshake max_wait=1024 AXI4 READ_WRITE 32 32 0 0 0 0 0 0 8 8 0 0 0 0 0 0 1024 1024 1024 1024 1 1 256 0 0 aclk 594 790 1106 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 ID_width=0, Max_bursts=32 AXI4 READ_WRITE 32 32 0 0 0 0 0 0 32 32 0 0 0 0 0 0 0 0 0 0 1 1 256 0 0 aclk 566 771 1054 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 ID_width=2, Max_bursts=8 AXI4 READ_WRITE 32 32 2 0 0 0 0 0 8 8 0 0 0 0 0 0 0 0 0 0 1 1 256 0 0 aclk 538 917 1141 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 ID_width=4, Max_bursts=16 AXI4 READ_WRITE 32 32 4 0 0 0 0 0 16 16 0 0 0 0 0 0 0 0 0 0 1 1 256 0 0 aclk 369 2154 1905 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 ID_width=8, Max_bursts=16 AXI4 READ_WRITE 32 32 8 0 0 0 0 0 16 16 0 0 0 0 0 0 0 0 0 0 1 1 256 0 0 aclk 332 2459 2152 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 Light-weight mode AXI4 READ_WRITE 32 32 0 0 0 0 0 0 8 8 0 0 0 0 0 0 0 0 0 0 1 1 256 1 0 aclk 641 453 264 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 READY handshake max_wait=1024 AXI4 READ_WRITE 32 32 0 0 0 0 0 0 8 8 0 1024 1024 1024 1024 1024 0 0 0 0 1 1 256 0 0 aclk 566 765 1097 0 0 0 PRODUCTION 1.25 12-04-2018

Kintex UltraScale+

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
PROTOCOL
READ_WRITE_MODE
ADDR_WIDTH
DATA_WIDTH
ID_WIDTH
AWUSER_WIDTH
ARUSER_WIDTH
RUSER_WIDTH
WUSER_WIDTH
BUSER_WIDTH
MAX_RD_BURSTS
MAX_WR_BURSTS
HAS_SYSTEM_RESET
MAX_AW_WAITS
MAX_AR_WAITS
MAX_W_WAITS
MAX_R_WAITS
MAX_B_WAITS
MAX_CONTINUOUS_WTRANSFERS_WAITS
MAX_WLAST_TO_AWVALID_WAITS
MAX_WRITE_TO_BVALID_WAITS
MAX_CONTINUOUS_RTRANSFERS_WAITS
MESSAGE_LEVEL
SUPPORTS_NARROW_BURST
MAX_BURST_LENGTH
LIGHT_WEIGHT
ENABLE_CONTROL
Clock Input Fmax (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xcku5p ffvb676 -2 APC Default configuration AXI4 READ_WRITE 32 32 0 0 0 0 0 0 8 8 0 0 0 0 0 0 0 0 0 0 1 1 256 0 0 aclk 841 691 1032 0 0 0 PRODUCTION 1.28 02-27-2020
xcku5p ffvb676 -2 AXI4-Lite protocol AXI4LITE READ_WRITE 32 32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 aclk 940 468 703 0 0 0 PRODUCTION 1.28 02-27-2020
xcku5p ffvb676 -2 AXI4-Lite protocol AXI4LITE READ_WRITE 32 32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 aclk 935 471 704 0 0 0 PRODUCTION 1.28 02-27-2020
xcku5p ffvb676 -2 Data_Width=064 AXI4 READ_WRITE 32 64 0 0 0 0 0 0 8 8 0 0 0 0 0 0 0 0 0 0 1 1 256 0 0 aclk 810 750 1273 0 0 0 PRODUCTION 1.28 02-27-2020
xcku5p ffvb676 -2 Data_Width=128 AXI4 READ_WRITE 32 128 0 0 0 0 0 0 8 8 0 0 0 0 0 0 0 0 0 0 1 1 256 0 0 aclk 825 853 1763 0 0 0 PRODUCTION 1.28 02-27-2020
xcku5p ffvb676 -2 Data_Width=512 AXI4 READ_WRITE 32 512 0 0 0 0 0 0 8 8 0 0 0 0 0 0 0 0 0 0 1 1 256 0 0 aclk 716 1645 4680 0 0 0 PRODUCTION 1.28 02-27-2020
xcku5p ffvb676 -2 Enable Control Register Interface AXI4 READ_WRITE 32 32 0 0 0 0 0 0 8 8 0 0 0 0 0 0 0 0 0 0 1 1 256 0 1 aclk 833 793 1194 0 0 0 PRODUCTION 1.28 02-27-2020
xcku5p ffvb676 -2 Enable system reset AXI4 READ_WRITE 32 32 0 0 0 0 0 0 8 8 1 0 0 0 0 0 0 0 0 0 1 1 256 0 0 aclk 793 711 1068 0 0 0 PRODUCTION 1.28 02-27-2020
xcku5p ffvb676 -2 Enable system reset AXI4 READ_WRITE 32 32 0 0 0 0 0 0 8 8 1 0 0 0 0 0 0 0 0 0 1 1 256 0 0 aclk 794 703 1069 0 0 0 PRODUCTION 1.28 02-27-2020
xcku5p ffvb676 -2 Extended chacks, VALID handshake max_wait=1024 AXI4 READ_WRITE 32 32 0 0 0 0 0 0 8 8 0 0 0 0 0 0 1024 1024 1024 1024 1 1 256 0 0 aclk 841 786 1106 0 0 0 PRODUCTION 1.28 02-27-2020
xcku5p ffvb676 -2 Extended chacks, VALID handshake max_wait=1024 AXI4 READ_WRITE 32 32 0 0 0 0 0 0 8 8 0 0 0 0 0 0 1024 1024 1024 1024 1 1 256 0 0 aclk 841 786 1106 0 0 0 PRODUCTION 1.28 02-27-2020
xcku5p ffvb676 -2 ID_width=0, Max_bursts=32 AXI4 READ_WRITE 32 32 0 0 0 0 0 0 32 32 0 0 0 0 0 0 0 0 0 0 1 1 256 0 0 aclk 794 772 1074 0 0 0 PRODUCTION 1.28 02-27-2020
xcku5p ffvb676 -2 ID_width=2, Max_bursts=8 AXI4 READ_WRITE 32 32 2 0 0 0 0 0 8 8 0 0 0 0 0 0 0 0 0 0 1 1 256 0 0 aclk 756 919 1162 0 0 0 PRODUCTION 1.28 02-27-2020
xcku5p ffvb676 -2 ID_width=4, Max_bursts=16 AXI4 READ_WRITE 32 32 4 0 0 0 0 0 16 16 0 0 0 0 0 0 0 0 0 0 1 1 256 0 0 aclk 529 2191 1905 0 0 0 PRODUCTION 1.28 02-27-2020
xcku5p ffvb676 -2 ID_width=8, Max_bursts=16 AXI4 READ_WRITE 32 32 8 0 0 0 0 0 16 16 0 0 0 0 0 0 0 0 0 0 1 1 256 0 0 aclk 482 2467 2152 0 0 0 PRODUCTION 1.28 02-27-2020
xcku5p ffvb676 -2 Light-weight mode AXI4 READ_WRITE 32 32 0 0 0 0 0 0 8 8 0 0 0 0 0 0 0 0 0 0 1 1 256 1 0 aclk 818 450 263 0 0 0 PRODUCTION 1.28 02-27-2020
xcku5p ffvb676 -2 READY handshake max_wait=1024 AXI4 READ_WRITE 32 32 0 0 0 0 0 0 8 8 0 1024 1024 1024 1024 1024 0 0 0 0 1 1 256 0 0 aclk 849 766 1100 0 0 0 PRODUCTION 1.28 02-27-2020

Zynq UltraScale+

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
PROTOCOL
READ_WRITE_MODE
ADDR_WIDTH
DATA_WIDTH
ID_WIDTH
AWUSER_WIDTH
ARUSER_WIDTH
RUSER_WIDTH
WUSER_WIDTH
BUSER_WIDTH
MAX_RD_BURSTS
MAX_WR_BURSTS
HAS_SYSTEM_RESET
MAX_AW_WAITS
MAX_AR_WAITS
MAX_W_WAITS
MAX_R_WAITS
MAX_B_WAITS
MAX_CONTINUOUS_WTRANSFERS_WAITS
MAX_WLAST_TO_AWVALID_WAITS
MAX_WRITE_TO_BVALID_WAITS
MAX_CONTINUOUS_RTRANSFERS_WAITS
MESSAGE_LEVEL
SUPPORTS_NARROW_BURST
MAX_BURST_LENGTH
LIGHT_WEIGHT
ENABLE_CONTROL
Clock Input Fmax (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xczu9eg ffvb1156 -2 APC Default configuration AXI4 READ_WRITE 32 32 0 0 0 0 0 0 8 8 0 0 0 0 0 0 0 0 0 0 1 1 256 0 0 aclk 849 698 1036 0 0 0 PRODUCTION 1.27 02-28-2020
xczu9eg ffvb1156 -2 AXI4-Lite protocol AXI4LITE READ_WRITE 32 32 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 aclk 927 471 703 0 0 0 PRODUCTION 1.27 02-28-2020
xczu9eg ffvb1156 -2 Data_Width=064 AXI4 READ_WRITE 32 64 0 0 0 0 0 0 8 8 0 0 0 0 0 0 0 0 0 0 1 1 256 0 0 aclk 841 756 1283 0 0 0 PRODUCTION 1.27 02-28-2020
xczu9eg ffvb1156 -2 Data_Width=128 AXI4 READ_WRITE 32 128 0 0 0 0 0 0 8 8 0 0 0 0 0 0 0 0 0 0 1 1 256 0 0 aclk 771 854 1763 0 0 0 PRODUCTION 1.27 02-28-2020
xczu9eg ffvb1156 -2 Data_Width=512 AXI4 READ_WRITE 32 512 0 0 0 0 0 0 8 8 0 0 0 0 0 0 0 0 0 0 1 1 256 0 0 aclk 685 1638 4680 0 0 0 PRODUCTION 1.27 02-28-2020
xczu9eg ffvb1156 -2 Enable Control Register Interface AXI4 READ_WRITE 32 32 0 0 0 0 0 0 8 8 0 0 0 0 0 0 0 0 0 0 1 1 256 0 1 aclk 794 800 1194 0 0 0 PRODUCTION 1.27 02-28-2020
xczu9eg ffvb1156 -2 Enable system reset AXI4 READ_WRITE 32 32 0 0 0 0 0 0 8 8 1 0 0 0 0 0 0 0 0 0 1 1 256 0 0 aclk 779 725 1068 0 0 0 PRODUCTION 1.27 02-28-2020
xczu9eg ffvb1156 -2 Extended chacks, VALID handshake max_wait=1024 AXI4 READ_WRITE 32 32 0 0 0 0 0 0 8 8 0 0 0 0 0 0 1024 1024 1024 1024 1 1 256 0 0 aclk 833 789 1108 0 0 0 PRODUCTION 1.27 02-28-2020
xczu9eg ffvb1156 -2 ID_width=0, Max_bursts=32 AXI4 READ_WRITE 32 32 0 0 0 0 0 0 32 32 0 0 0 0 0 0 0 0 0 0 1 1 256 0 0 aclk 748 766 1072 0 0 0 PRODUCTION 1.27 02-28-2020
xczu9eg ffvb1156 -2 ID_width=2, Max_bursts=8 AXI4 READ_WRITE 32 32 2 0 0 0 0 0 8 8 0 0 0 0 0 0 0 0 0 0 1 1 256 0 0 aclk 693 908 1162 0 0 0 PRODUCTION 1.27 02-28-2020
xczu9eg ffvb1156 -2 ID_width=4, Max_bursts=16 AXI4 READ_WRITE 32 32 4 0 0 0 0 0 16 16 0 0 0 0 0 0 0 0 0 0 1 1 256 0 0 aclk 490 2157 1905 0 0 0 PRODUCTION 1.27 02-28-2020
xczu9eg ffvb1156 -2 ID_width=8, Max_bursts=16 AXI4 READ_WRITE 32 32 8 0 0 0 0 0 16 16 0 0 0 0 0 0 0 0 0 0 1 1 256 0 0 aclk 466 2476 2152 0 0 0 PRODUCTION 1.27 02-28-2020
xczu9eg ffvb1156 -2 Light-weight mode AXI4 READ_WRITE 32 32 0 0 0 0 0 0 8 8 0 0 0 0 0 0 0 0 0 0 1 1 256 1 0 aclk 818 450 264 0 0 0 PRODUCTION 1.27 02-28-2020
xczu9eg ffvb1156 -2 READY handshake max_wait=1024 AXI4 READ_WRITE 32 32 0 0 0 0 0 0 8 8 0 1024 1024 1024 1024 1024 0 0 0 0 1 1 256 0 0 aclk 787 762 1097 0 0 0 PRODUCTION 1.27 02-28-2020

COPYRIGHT

Copyright 2020 Xilinx, Inc. Xilinx, the Xilinx logo, Alveo, Artix, ISE, Kintex, Spartan, Versal, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. Arm is a registered trademark of Arm Limited in the EU and other countries. All other trademarks are the property of their respective owners.

LEGAL INFORMATION: PLEASE READ

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.