Resource Utilization for JESD204 v7.2

Vivado Design Suite Release 2019.2

Interpreting the results

This page contains resource utilization data for several configurations of this IP core. The data is separated into a table per device family. In each table, each row describes a test case. The columns are divided into test parameters and results. The test parameters include the part information and the core-specific configuration parameters. Any configuration parameters that are not listed have their default values; any parameters with a blank value are disabled or set automatically by the IP core. Consult the product guide for this IP core for a list of GUI parameter and user parameter mappings.

Data is provided for the following device families:

Kintex UltraScale

Part Information Configuration Parameters Resource Utilization
Device Package Speed Grade Configuration Name
C_NODE_IS_TRANSMIT
C_LANES
C_LMFC_BUFFER_SIZE
Transceiver
SupportLevel
USE_RPAT
USE_JSPAT
TransceiverControl
C_SYSREF_SAMPLING_EDGE
C_PLL_SELECTION
AXICLK_FREQ
Fixed clocks (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs GTHE3_CHANNEL Speedfile Status
xcku040 ffva1156 -2 GTHE3_rx_1lane 0 1 1024 0 0 100 rx_core_clk=200 s_axi_aclk=100 1310 1171 0 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 GTHE3_rx_2lane 0 2 1024 0 false 0 0 100 rx_core_clk=200 s_axi_aclk=100 2253 1933 0 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 GTHE3_rx_3lane 0 3 1024 0 false 0 0 100 rx_core_clk=200 s_axi_aclk=100 3113 2695 0 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 GTHE3_rx_4lane 0 4 1024 0 false 0 0 100 rx_core_clk=200 s_axi_aclk=100 4017 3456 0 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 GTHE3_rx_5lane 0 5 1024 0 false 0 0 100 rx_core_clk=200 s_axi_aclk=100 4877 4218 0 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 GTHE3_rx_6lane 0 6 1024 0 false 0 0 100 rx_core_clk=200 s_axi_aclk=100 5745 4979 0 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 GTHE3_rx_7lane 0 7 1024 0 false 0 0 100 rx_core_clk=200 s_axi_aclk=100 6475 5740 0 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 GTHE3_rx_8lane 0 8 1024 0 false 0 0 100 rx_core_clk=200 s_axi_aclk=100 7399 6501 0 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 GTHE3_tx_1lane 1 1 0 false false false 0 0 100 s_axi_aclk=100 tx_core_clk=200 1279 921 0 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 GTHE3_tx_2lane 1 2 0 false false false 0 0 100 s_axi_aclk=100 tx_core_clk=200 1482 1172 0 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 GTHE3_tx_3lane 1 3 0 false false false 0 0 100 s_axi_aclk=100 tx_core_clk=200 1710 1423 0 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 GTHE3_tx_4lane 1 4 0 false false false 0 0 100 s_axi_aclk=100 tx_core_clk=200 1941 1674 0 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 GTHE3_tx_5lane 1 5 0 false false false 0 0 100 s_axi_aclk=100 tx_core_clk=200 2177 1925 0 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 GTHE3_tx_6lane 1 6 0 false false false 0 0 100 s_axi_aclk=100 tx_core_clk=200 2400 2176 0 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 GTHE3_tx_7lane 1 7 0 false false false 0 0 100 s_axi_aclk=100 tx_core_clk=200 2649 2427 0 0 0 0 PRODUCTION 1.25 12-04-2018
xcku040 ffva1156 -2 GTHE3_tx_8lane 1 8 0 false false false 0 0 100 s_axi_aclk=100 tx_core_clk=200 2883 2678 0 0 0 0 PRODUCTION 1.25 12-04-2018

Virtex UltraScale+

Part Information Configuration Parameters Resource Utilization
Device Package Speed Grade Configuration Name
C_NODE_IS_TRANSMIT
C_LANES
C_LMFC_BUFFER_SIZE
Transceiver
SupportLevel
USE_RPAT
USE_JSPAT
TransceiverControl
C_SYSREF_SAMPLING_EDGE
C_PLL_SELECTION
AXICLK_FREQ
Fixed clocks (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs GTYE4_CHANNEL Speedfile Status
xcvu3p ffvc1517 -2 GTYE4_rx_1lane 0 1 1024 0 0 100 rx_core_clk=200 s_axi_aclk=100 1307 1171 0 0 0 0 PRODUCTION 1.26 08-13-2019
xcvu3p ffvc1517 -2 GTYE4_rx_2lane 0 2 1024 0 0 100 rx_core_clk=200 s_axi_aclk=100 2251 1933 0 0 0 0 PRODUCTION 1.26 08-13-2019
xcvu3p ffvc1517 -2 GTYE4_rx_3lane 0 3 1024 0 0 100 rx_core_clk=200 s_axi_aclk=100 3112 2695 0 0 0 0 PRODUCTION 1.26 08-13-2019
xcvu3p ffvc1517 -2 GTYE4_rx_4lane 0 4 1024 0 0 100 rx_core_clk=200 s_axi_aclk=100 4010 3456 0 0 0 0 PRODUCTION 1.26 08-13-2019
xcvu3p ffvc1517 -2 GTYE4_rx_5lane 0 5 1024 0 0 100 rx_core_clk=200 s_axi_aclk=100 4875 4218 0 0 0 0 PRODUCTION 1.26 08-13-2019
xcvu3p ffvc1517 -2 GTYE4_rx_6lane 0 6 1024 0 0 100 rx_core_clk=200 s_axi_aclk=100 5744 4979 0 0 0 0 PRODUCTION 1.26 08-13-2019
xcvu3p ffvc1517 -2 GTYE4_rx_7lane 0 7 1024 0 0 100 rx_core_clk=200 s_axi_aclk=100 6477 5740 0 0 0 0 PRODUCTION 1.26 08-13-2019
xcvu3p ffvc1517 -2 GTYE4_rx_8lane 0 8 1024 0 0 100 rx_core_clk=200 s_axi_aclk=100 7386 6501 0 0 0 0 PRODUCTION 1.26 08-13-2019
xcvu3p ffvc1517 -2 GTYE4_tx_1lane 1 1 GTYE4 0 false false false 0 0 100 s_axi_aclk=100 tx_core_clk=200 1279 921 0 0 0 0 PRODUCTION 1.26 08-13-2019
xcvu3p ffvc1517 -2 GTYE4_tx_2lane 1 2 GTYE4 0 false false false 0 0 100 s_axi_aclk=100 tx_core_clk=200 1481 1172 0 0 0 0 PRODUCTION 1.26 08-13-2019
xcvu3p ffvc1517 -2 GTYE4_tx_3lane 1 3 GTYE4 0 false false false 0 0 100 s_axi_aclk=100 tx_core_clk=200 1705 1423 0 0 0 0 PRODUCTION 1.26 08-13-2019
xcvu3p ffvc1517 -2 GTYE4_tx_4lane 1 4 GTYE4 0 false false false 0 0 100 s_axi_aclk=100 tx_core_clk=200 1944 1674 0 0 0 0 PRODUCTION 1.26 08-13-2019
xcvu3p ffvc1517 -2 GTYE4_tx_5lane 1 5 GTYE4 0 false false false 0 0 100 s_axi_aclk=100 tx_core_clk=200 2176 1925 0 0 0 0 PRODUCTION 1.26 08-13-2019
xcvu3p ffvc1517 -2 GTYE4_tx_6lane 1 6 GTYE4 0 false false false 0 0 100 s_axi_aclk=100 tx_core_clk=200 2403 2176 0 0 0 0 PRODUCTION 1.26 08-13-2019
xcvu3p ffvc1517 -2 GTYE4_tx_7lane 1 7 GTYE4 0 false false false 0 0 100 s_axi_aclk=100 tx_core_clk=200 2653 2427 0 0 0 0 PRODUCTION 1.26 08-13-2019
xcvu3p ffvc1517 -2 GTYE4_tx_8lane 1 8 GTYE4 0 false false false 0 0 100 s_axi_aclk=100 tx_core_clk=200 2886 2678 0 0 0 0 PRODUCTION 1.26 08-13-2019

Zynq UltraScale+

Part Information Configuration Parameters Resource Utilization
Device Package Speed Grade Configuration Name
C_NODE_IS_TRANSMIT
C_LANES
C_LMFC_BUFFER_SIZE
Transceiver
SupportLevel
USE_RPAT
USE_JSPAT
TransceiverControl
C_SYSREF_SAMPLING_EDGE
C_PLL_SELECTION
AXICLK_FREQ
Fixed clocks (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs GTHE4_CHANNEL Speedfile Status
xczu9eg ffvb1156 -1 GTHE4_rx_1lane 0 1 1024 0 0 100 rx_core_clk=200 s_axi_aclk=100 1307 1171 0 0 0 0 PRODUCTION 1.26 08-13-2019
xczu9eg ffvb1156 -1 GTHE4_rx_2lane 0 2 1024 0 0 100 rx_core_clk=200 s_axi_aclk=100 2252 1933 0 0 0 0 PRODUCTION 1.26 08-13-2019
xczu9eg ffvb1156 -1 GTHE4_rx_3lane 0 3 1024 0 0 100 rx_core_clk=200 s_axi_aclk=100 3113 2695 0 0 0 0 PRODUCTION 1.26 08-13-2019
xczu9eg ffvb1156 -1 GTHE4_rx_4lane 0 4 1024 0 0 100 rx_core_clk=200 s_axi_aclk=100 4020 3456 0 0 0 0 PRODUCTION 1.26 08-13-2019
xczu9eg ffvb1156 -1 GTHE4_rx_5lane 0 5 1024 0 0 100 rx_core_clk=200 s_axi_aclk=100 4878 4218 0 0 0 0 PRODUCTION 1.26 08-13-2019
xczu9eg ffvb1156 -1 GTHE4_rx_6lane 0 6 1024 0 0 100 rx_core_clk=200 s_axi_aclk=100 5747 4979 0 0 0 0 PRODUCTION 1.26 08-13-2019
xczu9eg ffvb1156 -1 GTHE4_rx_7lane 0 7 1024 0 0 100 rx_core_clk=200 s_axi_aclk=100 6475 5740 0 0 0 0 PRODUCTION 1.26 08-13-2019
xczu9eg ffvb1156 -1 GTHE4_rx_8lane 0 8 1024 0 0 100 rx_core_clk=200 s_axi_aclk=100 7394 6501 0 0 0 0 PRODUCTION 1.26 08-13-2019
xczu9eg ffvb1156 -1 GTHE4_tx_1lane 1 1 GTHE4 0 false false false 0 0 100 s_axi_aclk=100 tx_core_clk=200 1280 921 0 0 0 0 PRODUCTION 1.26 08-13-2019
xczu9eg ffvb1156 -1 GTHE4_tx_2lane 1 2 GTHE4 0 false false false 0 0 100 s_axi_aclk=100 tx_core_clk=200 1481 1172 0 0 0 0 PRODUCTION 1.26 08-13-2019
xczu9eg ffvb1156 -1 GTHE4_tx_3lane 1 3 GTHE4 0 false false false 0 0 100 s_axi_aclk=100 tx_core_clk=200 1706 1423 0 0 0 0 PRODUCTION 1.26 08-13-2019
xczu9eg ffvb1156 -1 GTHE4_tx_4lane 1 4 GTHE4 0 false false false 0 0 100 s_axi_aclk=100 tx_core_clk=200 1943 1674 0 0 0 0 PRODUCTION 1.26 08-13-2019
xczu9eg ffvb1156 -1 GTHE4_tx_5lane 1 5 GTHE4 0 false false false 0 0 100 s_axi_aclk=100 tx_core_clk=200 2176 1925 0 0 0 0 PRODUCTION 1.26 08-13-2019
xczu9eg ffvb1156 -1 GTHE4_tx_6lane 1 6 GTHE4 0 false false false 0 0 100 s_axi_aclk=100 tx_core_clk=200 2400 2176 0 0 0 0 PRODUCTION 1.26 08-13-2019
xczu9eg ffvb1156 -1 GTHE4_tx_7lane 1 7 GTHE4 0 false false false 0 0 100 s_axi_aclk=100 tx_core_clk=200 2648 2427 0 0 0 0 PRODUCTION 1.26 08-13-2019
xczu9eg ffvb1156 -1 GTHE4_tx_8lane 1 8 GTHE4 0 false false false 0 0 100 s_axi_aclk=100 tx_core_clk=200 2879 2678 0 0 0 0 PRODUCTION 1.26 08-13-2019

COPYRIGHT

Copyright 2019 Xilinx, Inc. Xilinx, the Xilinx logo, Alveo, Artix, ISE, Kintex, Spartan, Versal, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. Arm is a registered trademark of Arm Limited in the EU and other countries. All other trademarks are the property of their respective owners.

LEGAL INFORMATION: PLEASE READ

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.