Resource Utilization for JESD204C v4.0

Vivado Design Suite Release 2018.3

Interpreting the results

This page contains resource utilization data for several configurations of this IP core. The data is separated into a table per device family. In each table, each row describes a test case. The columns are divided into test parameters and results. The test parameters include the part information and the core-specific configuration parameters. Any configuration parameters that are not listed have their default values; any parameters with a blank value are disabled or set automatically by the IP core. Consult the product guide for this IP core for a list of GUI parameter and user parameter mappings.

Data is provided for the following device families:

Virtex UltraScale

Part Information Configuration Parameters Resource Utilization
Device Package Speed Grade Configuration Name
C_NODE_IS_TRANSMIT
C_LANES
Fixed clocks (MHz) LUTs FFs DSP48s 36k BRAMs 18k BRAMs GTYE3_CHANNEL Speedfile Status
xcvu080 ffvb1760 -3 GTYE3_rx_1lane 0 1 rx_core_clk=121 s_axi_aclk=100 669 902 0 0 0 0 PRODUCTION 1.26 10-29-2018
xcvu080 ffvb1760 -3 GTYE3_rx_2lane 0 2 rx_core_clk=121 s_axi_aclk=100 1125 1495 0 0 0 0 PRODUCTION 1.26 10-29-2018
xcvu080 ffvb1760 -3 GTYE3_rx_3lane 0 3 rx_core_clk=121 s_axi_aclk=100 1596 2088 0 0 0 0 PRODUCTION 1.26 10-29-2018
xcvu080 ffvb1760 -3 GTYE3_rx_4lane 0 4 rx_core_clk=121 s_axi_aclk=100 2061 2681 0 0 0 0 PRODUCTION 1.26 10-29-2018
xcvu080 ffvb1760 -3 GTYE3_rx_5lane 0 5 rx_core_clk=121 s_axi_aclk=100 2566 3274 0 0 0 0 PRODUCTION 1.26 10-29-2018
xcvu080 ffvb1760 -3 GTYE3_rx_6lane 0 6 rx_core_clk=121 s_axi_aclk=100 2971 3867 0 0 0 0 PRODUCTION 1.26 10-29-2018
xcvu080 ffvb1760 -3 GTYE3_rx_7lane 0 7 rx_core_clk=121 s_axi_aclk=100 3447 4460 0 0 0 0 PRODUCTION 1.26 10-29-2018
xcvu080 ffvb1760 -3 GTYE3_rx_8lane 0 8 rx_core_clk=121 s_axi_aclk=100 3947 5053 0 0 0 0 PRODUCTION 1.26 10-29-2018
xcvu080 ffvb1760 -3 GTYE3_tx_1lane 1 1 s_axi_aclk=100 tx_core_clk=121 448 713 0 0 0 0 PRODUCTION 1.26 10-29-2018
xcvu080 ffvb1760 -3 GTYE3_tx_2lane 1 2 s_axi_aclk=100 tx_core_clk=121 684 1132 0 0 0 0 PRODUCTION 1.26 10-29-2018
xcvu080 ffvb1760 -3 GTYE3_tx_3lane 1 3 s_axi_aclk=100 tx_core_clk=121 890 1551 0 0 0 0 PRODUCTION 1.26 10-29-2018
xcvu080 ffvb1760 -3 GTYE3_tx_4lane 1 4 s_axi_aclk=100 tx_core_clk=121 1129 1970 0 0 0 0 PRODUCTION 1.26 10-29-2018
xcvu080 ffvb1760 -3 GTYE3_tx_5lane 1 5 s_axi_aclk=100 tx_core_clk=121 1327 2104 0 0 0 0 PRODUCTION 1.26 10-29-2018
xcvu080 ffvb1760 -3 GTYE3_tx_6lane 1 6 s_axi_aclk=100 tx_core_clk=121 1554 2466 0 0 0 0 PRODUCTION 1.26 10-29-2018
xcvu080 ffvb1760 -3 GTYE3_tx_7lane 1 7 s_axi_aclk=100 tx_core_clk=121 1779 2828 0 0 0 0 PRODUCTION 1.26 10-29-2018
xcvu080 ffvb1760 -3 GTYE3_tx_8lane 1 8 s_axi_aclk=100 tx_core_clk=121 1991 3190 0 0 0 0 PRODUCTION 1.26 10-29-2018

Virtex UltraScale+

Part Information Configuration Parameters Resource Utilization
Device Package Speed Grade Configuration Name
C_NODE_IS_TRANSMIT
C_LANES
Fixed clocks (MHz) LUTs FFs DSP48s 36k BRAMs 18k BRAMs GTYE4_CHANNEL Speedfile Status
xcvu3p ffvc1517 -3 GTYE4_rx_1lane 0 1 rx_core_clk=121 s_axi_aclk=100 669 902 0 0 0 0 PRODUCTION 1.23 10-29-2018
xcvu3p ffvc1517 -3 GTYE4_rx_2lane 0 2 rx_core_clk=121 s_axi_aclk=100 1125 1495 0 0 0 0 PRODUCTION 1.23 10-29-2018
xcvu3p ffvc1517 -3 GTYE4_rx_3lane 0 3 rx_core_clk=121 s_axi_aclk=100 1592 2088 0 0 0 0 PRODUCTION 1.23 10-29-2018
xcvu3p ffvc1517 -3 GTYE4_rx_4lane 0 4 rx_core_clk=121 s_axi_aclk=100 2061 2681 0 0 0 0 PRODUCTION 1.23 10-29-2018
xcvu3p ffvc1517 -3 GTYE4_rx_5lane 0 5 rx_core_clk=121 s_axi_aclk=100 2564 3274 0 0 0 0 PRODUCTION 1.23 10-29-2018
xcvu3p ffvc1517 -3 GTYE4_rx_6lane 0 6 rx_core_clk=121 s_axi_aclk=100 2968 3867 0 0 0 0 PRODUCTION 1.23 10-29-2018
xcvu3p ffvc1517 -3 GTYE4_rx_7lane 0 7 rx_core_clk=121 s_axi_aclk=100 3444 4460 0 0 0 0 PRODUCTION 1.23 10-29-2018
xcvu3p ffvc1517 -3 GTYE4_rx_8lane 0 8 rx_core_clk=121 s_axi_aclk=100 3940 5053 0 0 0 0 PRODUCTION 1.23 10-29-2018
xcvu3p ffvc1517 -3 GTYE4_tx_1lane 1 1 s_axi_aclk=100 tx_core_clk=121 449 713 0 0 0 0 PRODUCTION 1.23 10-29-2018
xcvu3p ffvc1517 -3 GTYE4_tx_2lane 1 2 s_axi_aclk=100 tx_core_clk=121 688 1132 0 0 0 0 PRODUCTION 1.23 10-29-2018
xcvu3p ffvc1517 -3 GTYE4_tx_3lane 1 3 s_axi_aclk=100 tx_core_clk=121 890 1551 0 0 0 0 PRODUCTION 1.23 10-29-2018
xcvu3p ffvc1517 -3 GTYE4_tx_4lane 1 4 s_axi_aclk=100 tx_core_clk=121 1123 1970 0 0 0 0 PRODUCTION 1.23 10-29-2018
xcvu3p ffvc1517 -3 GTYE4_tx_5lane 1 5 s_axi_aclk=100 tx_core_clk=121 1325 2104 0 0 0 0 PRODUCTION 1.23 10-29-2018
xcvu3p ffvc1517 -3 GTYE4_tx_6lane 1 6 s_axi_aclk=100 tx_core_clk=121 1557 2466 0 0 0 0 PRODUCTION 1.23 10-29-2018
xcvu3p ffvc1517 -3 GTYE4_tx_7lane 1 7 s_axi_aclk=100 tx_core_clk=121 1786 2828 0 0 0 0 PRODUCTION 1.23 10-29-2018
xcvu3p ffvc1517 -3 GTYE4_tx_8lane 1 8 s_axi_aclk=100 tx_core_clk=121 1996 3190 0 0 0 0 PRODUCTION 1.23 10-29-2018

COPYRIGHT

Copyright 2018 Xilinx, Inc. Xilinx, the Xilinx logo, Alveo, Artix, ISE, Kintex, Spartan, Versal, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. Arm is a registered trademark of Arm Limited in the EU and other countries. All other trademarks are the property of their respective owners.

LEGAL INFORMATION: PLEASE READ

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.