Resource Utilization for JESD204C v4.2

Vivado Design Suite Release 2019.2

Interpreting the results

This page contains resource utilization data for several configurations of this IP core. The data is separated into a table per device family. In each table, each row describes a test case. The columns are divided into test parameters and results. The test parameters include the part information and the core-specific configuration parameters. Any configuration parameters that are not listed have their default values; any parameters with a blank value are disabled or set automatically by the IP core. Consult the product guide for this IP core for a list of GUI parameter and user parameter mappings.

Data is provided for the following device families:

Virtex UltraScale

Part Information Configuration Parameters Resource Utilization
Device Package Speed Grade Configuration Name
C_NODE_IS_TRANSMIT
C_LANES
Fixed clocks (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs GTYE3_CHANNEL Speedfile Status
xcvu080 ffvb1760 -3 GTYE3_rx_1lane 0 1 rx_core_clk=121 s_axi_aclk=100 809 1267 0 0 0 0 PRODUCTION 1.26 12-04-2018
xcvu080 ffvb1760 -3 GTYE3_rx_2lane 0 2 rx_core_clk=121 s_axi_aclk=100 1291 1922 0 0 0 0 PRODUCTION 1.26 12-04-2018
xcvu080 ffvb1760 -3 GTYE3_rx_3lane 0 3 rx_core_clk=121 s_axi_aclk=100 1751 2577 0 0 0 0 PRODUCTION 1.26 12-04-2018
xcvu080 ffvb1760 -3 GTYE3_rx_4lane 0 4 rx_core_clk=121 s_axi_aclk=100 2250 3235 0 0 0 0 PRODUCTION 1.26 12-04-2018
xcvu080 ffvb1760 -3 GTYE3_rx_5lane 0 5 rx_core_clk=121 s_axi_aclk=100 2695 3887 0 0 0 0 PRODUCTION 1.26 12-04-2018
xcvu080 ffvb1760 -3 GTYE3_rx_6lane 0 6 rx_core_clk=121 s_axi_aclk=100 3130 4542 0 0 0 0 PRODUCTION 1.26 12-04-2018
xcvu080 ffvb1760 -3 GTYE3_rx_7lane 0 7 rx_core_clk=121 s_axi_aclk=100 3604 5197 0 0 0 0 PRODUCTION 1.26 12-04-2018
xcvu080 ffvb1760 -3 GTYE3_rx_8lane 0 8 rx_core_clk=121 s_axi_aclk=100 4106 5858 0 0 0 0 PRODUCTION 1.26 12-04-2018
xcvu080 ffvb1760 -3 GTYE3_tx_1lane 1 1 s_axi_aclk=100 tx_core_clk=121 587 1040 0 0 0 0 PRODUCTION 1.26 12-04-2018
xcvu080 ffvb1760 -3 GTYE3_tx_2lane 1 2 s_axi_aclk=100 tx_core_clk=121 827 1487 0 0 0 0 PRODUCTION 1.26 12-04-2018
xcvu080 ffvb1760 -3 GTYE3_tx_3lane 1 3 s_axi_aclk=100 tx_core_clk=121 1041 1934 0 0 0 0 PRODUCTION 1.26 12-04-2018
xcvu080 ffvb1760 -3 GTYE3_tx_4lane 1 4 s_axi_aclk=100 tx_core_clk=121 1258 2153 0 0 0 0 PRODUCTION 1.26 12-04-2018
xcvu080 ffvb1760 -3 GTYE3_tx_5lane 1 5 s_axi_aclk=100 tx_core_clk=121 1483 2543 0 0 0 0 PRODUCTION 1.26 12-04-2018
xcvu080 ffvb1760 -3 GTYE3_tx_6lane 1 6 s_axi_aclk=100 tx_core_clk=121 1713 2933 0 0 0 0 PRODUCTION 1.26 12-04-2018
xcvu080 ffvb1760 -3 GTYE3_tx_7lane 1 7 s_axi_aclk=100 tx_core_clk=121 1944 3323 0 0 0 0 PRODUCTION 1.26 12-04-2018
xcvu080 ffvb1760 -3 GTYE3_tx_8lane 1 8 s_axi_aclk=100 tx_core_clk=121 2166 3713 0 0 0 0 PRODUCTION 1.26 12-04-2018

Virtex UltraScale+

Part Information Configuration Parameters Resource Utilization
Device Package Speed Grade Configuration Name
C_NODE_IS_TRANSMIT
C_LANES
Fixed clocks (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs GTYE4_CHANNEL Speedfile Status
xcvu3p ffvc1517 -3 GTYE4_rx_1lane 0 1 rx_core_clk=121 s_axi_aclk=100 809 1267 0 0 0 0 PRODUCTION 1.26 08-13-2019
xcvu3p ffvc1517 -3 GTYE4_rx_2lane 0 2 rx_core_clk=121 s_axi_aclk=100 1293 1922 0 0 0 0 PRODUCTION 1.26 08-13-2019
xcvu3p ffvc1517 -3 GTYE4_rx_3lane 0 3 rx_core_clk=121 s_axi_aclk=100 1751 2577 0 0 0 0 PRODUCTION 1.26 08-13-2019
xcvu3p ffvc1517 -3 GTYE4_rx_4lane 0 4 rx_core_clk=121 s_axi_aclk=100 2249 3235 0 0 0 0 PRODUCTION 1.26 08-13-2019
xcvu3p ffvc1517 -3 GTYE4_rx_5lane 0 5 rx_core_clk=121 s_axi_aclk=100 2697 3887 0 0 0 0 PRODUCTION 1.26 08-13-2019
xcvu3p ffvc1517 -3 GTYE4_rx_6lane 0 6 rx_core_clk=121 s_axi_aclk=100 3125 4542 0 0 0 0 PRODUCTION 1.26 08-13-2019
xcvu3p ffvc1517 -3 GTYE4_rx_7lane 0 7 rx_core_clk=121 s_axi_aclk=100 3602 5197 0 0 0 0 PRODUCTION 1.26 08-13-2019
xcvu3p ffvc1517 -3 GTYE4_rx_8lane 0 8 rx_core_clk=121 s_axi_aclk=100 4100 5858 0 0 0 0 PRODUCTION 1.26 08-13-2019
xcvu3p ffvc1517 -3 GTYE4_tx_1lane 1 1 s_axi_aclk=100 tx_core_clk=121 584 1040 0 0 0 0 PRODUCTION 1.26 08-13-2019
xcvu3p ffvc1517 -3 GTYE4_tx_2lane 1 2 s_axi_aclk=100 tx_core_clk=121 824 1487 0 0 0 0 PRODUCTION 1.26 08-13-2019
xcvu3p ffvc1517 -3 GTYE4_tx_3lane 1 3 s_axi_aclk=100 tx_core_clk=121 1039 1934 0 0 0 0 PRODUCTION 1.26 08-13-2019
xcvu3p ffvc1517 -3 GTYE4_tx_4lane 1 4 s_axi_aclk=100 tx_core_clk=121 1261 2153 0 0 0 0 PRODUCTION 1.26 08-13-2019
xcvu3p ffvc1517 -3 GTYE4_tx_5lane 1 5 s_axi_aclk=100 tx_core_clk=121 1481 2543 0 0 0 0 PRODUCTION 1.26 08-13-2019
xcvu3p ffvc1517 -3 GTYE4_tx_6lane 1 6 s_axi_aclk=100 tx_core_clk=121 1717 2933 0 0 0 0 PRODUCTION 1.26 08-13-2019
xcvu3p ffvc1517 -3 GTYE4_tx_7lane 1 7 s_axi_aclk=100 tx_core_clk=121 1946 3323 0 0 0 0 PRODUCTION 1.26 08-13-2019
xcvu3p ffvc1517 -3 GTYE4_tx_8lane 1 8 s_axi_aclk=100 tx_core_clk=121 2165 3713 0 0 0 0 PRODUCTION 1.26 08-13-2019

COPYRIGHT

Copyright 2019 Xilinx, Inc. Xilinx, the Xilinx logo, Alveo, Artix, ISE, Kintex, Spartan, Versal, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. Arm is a registered trademark of Arm Limited in the EU and other countries. All other trademarks are the property of their respective owners.

LEGAL INFORMATION: PLEASE READ

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.