Performance and Resource Utilization for MicroBlaze MCS v3.0

Vivado Design Suite Release 2018.3

Interpreting the results

This page contains maximum frequency and resource utilization data for several configurations of this IP core. The data is separated into a table per device family. In each table, each row describes a test case. The columns are divided into test parameters and results. The test parameters include the part information and the core-specific configuration parameters. Any configuration parameters that are not listed have their default values; any parameters with a blank value are disabled or set automatically by the IP core. Consult the product guide for this IP core for a list of GUI parameter and user parameter mappings.

Data is provided for the following device families:

Artix-7

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
DEBUG_ENABLED
USE_IO_BUS
USE_UART_RX
USE_UART_TX
USE_FIT1
FIT1_No_CLOCKS
USE_PIT1
PIT1_SIZE
USE_GPO1
GPO1_SIZE
USE_GPI1
GPI1_SIZE
INTC_USE_EXT_INTR
INTC_INTR_SIZE
Fixed clocks (MHz) Clock Input Fmax (MHz) LUTs FFs DSP48s 36k BRAMs 18k BRAMs Speedfile Status
xc7a200t fbg676 -3 Configuration 1 0 0 1 1 0 0 0 0 0 Clk=100 N/A NOT FOUND 691 337 0 2 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -3 Configuration 2 0 0 1 1 0 0 0 0 1 5 Clk=100 N/A NOT FOUND 749 411 0 2 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -3 Configuration 3 0 0 1 1 1 65000 0 0 0 1 5 Clk=100 N/A NOT FOUND 758 420 0 2 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -3 Configuration 4 0 0 1 1 1 65000 1 32 0 0 1 5 Clk=100 N/A NOT FOUND 809 536 0 2 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -3 Configuration 5 0 0 1 1 1 65000 1 32 0 1 32 1 5 Clk=100 N/A NOT FOUND 832 568 0 2 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -3 Configuration 6 0 0 1 1 1 65000 1 32 1 32 1 32 1 5 Clk=100 N/A NOT FOUND 834 600 0 2 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -3 Configuration 7 0 1 1 1 1 65000 1 32 1 32 1 32 1 5 Clk=100 N/A NOT FOUND 842 706 0 2 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -3 Configuration 8 1 1 1 1 1 65000 1 32 1 32 1 32 1 5 Clk=100 DUT/U0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK=30 DUT/U0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE=30 N/A NOT FOUND 1101 1109 0 2 0 PRODUCTION 1.23 2018-06-13
xc7a200t fbg676 -3 Default 1 none Clk 225 703 308 0 2 0 PRODUCTION 1.23 2018-06-13

Kintex-7

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
DEBUG_ENABLED
USE_IO_BUS
USE_UART_RX
USE_UART_TX
USE_FIT1
FIT1_No_CLOCKS
USE_PIT1
PIT1_SIZE
USE_GPO1
GPO1_SIZE
USE_GPI1
GPI1_SIZE
INTC_USE_EXT_INTR
INTC_INTR_SIZE
Fixed clocks (MHz) Clock Input Fmax (MHz) LUTs FFs DSP48s 36k BRAMs 18k BRAMs Speedfile Status
xc7k325t ffg900 -3 Configuration 1 0 0 1 1 0 0 0 0 0 Clk=100 N/A NOT FOUND 700 337 0 2 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -3 Configuration 2 0 0 1 1 0 0 0 0 1 5 Clk=100 N/A NOT FOUND 748 411 0 2 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -3 Configuration 3 0 0 1 1 1 65000 0 0 0 1 5 Clk=100 N/A NOT FOUND 755 420 0 2 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -3 Configuration 4 0 0 1 1 1 65000 1 32 0 0 1 5 Clk=100 N/A NOT FOUND 812 536 0 2 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -3 Configuration 5 0 0 1 1 1 65000 1 32 0 1 32 1 5 Clk=100 N/A NOT FOUND 833 568 0 2 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -3 Configuration 6 0 0 1 1 1 65000 1 32 1 32 1 32 1 5 Clk=100 N/A NOT FOUND 836 600 0 2 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -3 Configuration 7 0 1 1 1 1 65000 1 32 1 32 1 32 1 5 Clk=100 N/A NOT FOUND 840 706 0 2 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -3 Configuration 8 1 1 1 1 1 65000 1 32 1 32 1 32 1 5 Clk=100 DUT/U0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK=30 DUT/U0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE=30 N/A NOT FOUND 1103 1109 0 2 0 PRODUCTION 1.12 2017-02-17
xc7k325t ffg900 -3 Default 1 none Clk 303 712 308 0 2 0 PRODUCTION 1.12 2017-02-17

Kintex UltraScale

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
DEBUG_ENABLED
USE_IO_BUS
USE_UART_RX
USE_UART_TX
USE_FIT1
FIT1_No_CLOCKS
USE_PIT1
PIT1_SIZE
USE_GPO1
GPO1_SIZE
USE_GPI1
GPI1_SIZE
INTC_USE_EXT_INTR
INTC_INTR_SIZE
Fixed clocks (MHz) Clock Input Fmax (MHz) LUTs FFs DSP48s 36k BRAMs 18k BRAMs Speedfile Status
xcku040 ffva1156 -3 Configuration 1 0 0 1 1 0 0 0 0 0 Clk=100 N/A NOT FOUND 629 337 0 2 0 PRODUCTION 1.25 10-29-2018
xcku040 ffva1156 -3 Configuration 2 0 0 1 1 0 0 0 0 1 5 Clk=100 N/A NOT FOUND 671 411 0 2 0 PRODUCTION 1.25 10-29-2018
xcku040 ffva1156 -3 Configuration 3 0 0 1 1 1 65000 0 0 0 1 5 Clk=100 N/A NOT FOUND 688 420 0 2 0 PRODUCTION 1.25 10-29-2018
xcku040 ffva1156 -3 Configuration 4 0 0 1 1 1 65000 1 32 0 0 1 5 Clk=100 N/A NOT FOUND 738 536 0 2 0 PRODUCTION 1.25 10-29-2018
xcku040 ffva1156 -3 Configuration 5 0 0 1 1 1 65000 1 32 0 1 32 1 5 Clk=100 N/A NOT FOUND 758 568 0 2 0 PRODUCTION 1.25 10-29-2018
xcku040 ffva1156 -3 Configuration 6 0 0 1 1 1 65000 1 32 1 32 1 32 1 5 Clk=100 N/A NOT FOUND 753 600 0 2 0 PRODUCTION 1.25 10-29-2018
xcku040 ffva1156 -3 Configuration 7 0 1 1 1 1 65000 1 32 1 32 1 32 1 5 Clk=100 N/A NOT FOUND 770 706 0 2 0 PRODUCTION 1.25 10-29-2018
xcku040 ffva1156 -3 Configuration 8 1 1 1 1 1 65000 1 32 1 32 1 32 1 5 Clk=100 DUT/U0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK=30 DUT/U0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE=30 N/A NOT FOUND 1018 1109 0 2 0 PRODUCTION 1.25 10-29-2018
xcku040 ffva1156 -3 Default 1 none Clk 397 626 300 0 2 0 PRODUCTION 1.25 10-29-2018

Virtex-7

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
DEBUG_ENABLED
USE_IO_BUS
USE_UART_RX
USE_UART_TX
USE_FIT1
FIT1_No_CLOCKS
USE_PIT1
PIT1_SIZE
USE_GPO1
GPO1_SIZE
USE_GPI1
GPI1_SIZE
INTC_USE_EXT_INTR
INTC_INTR_SIZE
Fixed clocks (MHz) Clock Input Fmax (MHz) LUTs FFs DSP48s 36k BRAMs 18k BRAMs Speedfile Status
xc7vx485t ffg1761 -3 Configuration 1 0 0 1 1 0 0 0 0 0 Clk=100 N/A NOT FOUND 703 337 0 2 0 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1761 -3 Configuration 2 0 0 1 1 0 0 0 0 1 5 Clk=100 N/A NOT FOUND 749 411 0 2 0 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1761 -3 Configuration 3 0 0 1 1 1 65000 0 0 0 1 5 Clk=100 N/A NOT FOUND 762 420 0 2 0 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1761 -3 Configuration 4 0 0 1 1 1 65000 1 32 0 0 1 5 Clk=100 N/A NOT FOUND 810 536 0 2 0 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1761 -3 Configuration 5 0 0 1 1 1 65000 1 32 0 1 32 1 5 Clk=100 N/A NOT FOUND 833 568 0 2 0 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1761 -3 Configuration 6 0 0 1 1 1 65000 1 32 1 32 1 32 1 5 Clk=100 N/A NOT FOUND 832 600 0 2 0 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1761 -3 Configuration 7 0 1 1 1 1 65000 1 32 1 32 1 32 1 5 Clk=100 N/A NOT FOUND 844 706 0 2 0 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1761 -3 Configuration 8 1 1 1 1 1 65000 1 32 1 32 1 32 1 5 Clk=100 DUT/U0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK=30 DUT/U0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE=30 N/A NOT FOUND 1103 1109 0 2 0 PRODUCTION 1.12 2014-09-11
xc7vx485t ffg1761 -3 Default 1 none Clk 309 716 308 0 2 0 PRODUCTION 1.12 2014-09-11

Virtex UltraScale

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
DEBUG_ENABLED
USE_IO_BUS
USE_UART_RX
USE_UART_TX
USE_FIT1
FIT1_No_CLOCKS
USE_PIT1
PIT1_SIZE
USE_GPO1
GPO1_SIZE
USE_GPI1
GPI1_SIZE
INTC_USE_EXT_INTR
INTC_INTR_SIZE
Fixed clocks (MHz) Clock Input Fmax (MHz) LUTs FFs DSP48s 36k BRAMs 18k BRAMs Speedfile Status
xcvu065 ffvc1517 -3 Configuration 1 0 0 1 1 0 0 0 0 0 Clk=100 N/A NOT FOUND 632 337 0 2 0 PRODUCTION 1.27 10-29-2018
xcvu065 ffvc1517 -3 Configuration 2 0 0 1 1 0 0 0 0 1 5 Clk=100 N/A NOT FOUND 677 411 0 2 0 PRODUCTION 1.27 10-29-2018
xcvu065 ffvc1517 -3 Configuration 3 0 0 1 1 1 65000 0 0 0 1 5 Clk=100 N/A NOT FOUND 686 420 0 2 0 PRODUCTION 1.27 10-29-2018
xcvu065 ffvc1517 -3 Configuration 4 0 0 1 1 1 65000 1 32 0 0 1 5 Clk=100 N/A NOT FOUND 737 536 0 2 0 PRODUCTION 1.27 10-29-2018
xcvu065 ffvc1517 -3 Configuration 5 0 0 1 1 1 65000 1 32 0 1 32 1 5 Clk=100 N/A NOT FOUND 751 568 0 2 0 PRODUCTION 1.27 10-29-2018
xcvu065 ffvc1517 -3 Configuration 6 0 0 1 1 1 65000 1 32 1 32 1 32 1 5 Clk=100 N/A NOT FOUND 755 600 0 2 0 PRODUCTION 1.27 10-29-2018
xcvu065 ffvc1517 -3 Configuration 7 0 1 1 1 1 65000 1 32 1 32 1 32 1 5 Clk=100 N/A NOT FOUND 771 706 0 2 0 PRODUCTION 1.27 10-29-2018
xcvu065 ffvc1517 -3 Configuration 8 1 1 1 1 1 65000 1 32 1 32 1 32 1 5 Clk=100 DUT/U0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/DRCK=30 DUT/U0/mdm_0/U0/Use_E2.BSCAN_I/Use_E2.BSCANE2_I/UPDATE=30 N/A NOT FOUND 1019 1109 0 2 0 PRODUCTION 1.27 10-29-2018
xcvu065 ffvc1517 -3 Default 1 none Clk 397 629 300 0 2 0 PRODUCTION 1.27 10-29-2018

COPYRIGHT

Copyright 2018 Xilinx, Inc. Xilinx, the Xilinx logo, Alveo, Artix, ISE, Kintex, Spartan, Versal, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. Arm is a registered trademark of Arm Limited in the EU and other countries. All other trademarks are the property of their respective owners.

LEGAL INFORMATION: PLEASE READ

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.