Performance and Resource Utilization for Soft-Decision FEC v1.1

Vivado Design Suite Release 2019.1

Interpreting the results

This page contains maximum frequency and resource utilization data for several configurations of this IP core. The data is separated into a table per device family. In each table, each row describes a test case. The columns are divided into test parameters and results. The test parameters include the part information and the core-specific configuration parameters. Any configuration parameters that are not listed have their default values; any parameters with a blank value are disabled or set automatically by the IP core. Consult the product guide for this IP core for a list of GUI parameter and user parameter mappings.

Zynq UltraScale+

Part Information Configuration Parameters Performance and Resource Utilization
Device Package Speed Grade Configuration Name
Standard
Turbo_Decode
LDPC_Decode
LDPC_Encode
Parameter_Interface
DIN_Interface
DOUT_Interface
Fixed clocks (MHz) Clock Input Fmax (MHz) LUTs FFs DSP48s 36k BRAMs 18k BRAMs Speedfile Status
xczu21dr ffvd1156 -1LV zu21dr_dash1LV_decode_5g 5G true false Initialized_retain_I/F Unconfigured Unconfigured core_clk=667 m_axis_dout_aclk=400 m_axis_status_aclk=400 s_axis_ctrl_aclk=400 s_axis_din_aclk=400 s_axis_din_words_aclk=400 s_axis_dout_words_aclk=400 s_axi_aclk 332 1772 1768 0 7 4 PRODUCTION 1.25 05-09-2019
xczu21dr ffvd1156 -1LV zu21dr_dash1LV_decode_Turbo LTE true Initialized core_clk=667 m_axis_dout_aclk=400 m_axis_status_aclk=400 s_axis_ctrl_aclk=400 s_axis_din_aclk=400 s_axi_aclk 400 47 22 0 0 0 PRODUCTION 1.25 05-09-2019
xczu21dr ffvd1156 -1LV zu21dr_dash1LV_decode_docsis DOCSIS_3.1 true false Initialized_retain_I/F Unconfigured Unconfigured core_clk=667 m_axis_dout_aclk=400 m_axis_status_aclk=400 s_axis_ctrl_aclk=400 s_axis_din_aclk=400 s_axis_din_words_aclk=400 s_axis_dout_words_aclk=400 s_axi_aclk 369 535 525 0 1 0 PRODUCTION 1.25 05-09-2019
xczu21dr ffvd1156 -1LV zu21dr_dash1LV_encode_5g 5G false true Initialized_retain_I/F Unconfigured Unconfigured core_clk=667 m_axis_dout_aclk=400 m_axis_status_aclk=400 s_axis_ctrl_aclk=400 s_axis_din_aclk=400 s_axis_din_words_aclk=400 s_axis_dout_words_aclk=400 s_axi_aclk 344 1738 1685 0 8 2 PRODUCTION 1.25 05-09-2019
xczu21dr ffvd1156 -1 zu21dr_dash1_decode_5g 5G true false Initialized_retain_I/F Unconfigured Unconfigured core_clk=667 m_axis_dout_aclk=400 m_axis_status_aclk=400 s_axis_ctrl_aclk=400 s_axis_din_aclk=400 s_axis_din_words_aclk=400 s_axis_dout_words_aclk=400 s_axi_aclk 400 1790 1768 0 7 4 PRODUCTION 1.25 05-09-2019
xczu21dr ffvd1156 -1 zu21dr_dash1_decode_Turbo LTE true Initialized core_clk=667 m_axis_dout_aclk=400 m_axis_status_aclk=400 s_axis_ctrl_aclk=400 s_axis_din_aclk=400 s_axi_aclk 400 44 22 0 0 0 PRODUCTION 1.25 05-09-2019
xczu21dr ffvd1156 -1 zu21dr_dash1_decode_docsis DOCSIS_3.1 true false Initialized_retain_I/F Unconfigured Unconfigured core_clk=667 m_axis_dout_aclk=400 m_axis_status_aclk=400 s_axis_ctrl_aclk=400 s_axis_din_aclk=400 s_axis_din_words_aclk=400 s_axis_dout_words_aclk=400 s_axi_aclk 400 534 525 0 1 0 PRODUCTION 1.25 05-09-2019
xczu21dr ffvd1156 -1 zu21dr_dash1_encode_5g 5G false true Initialized_retain_I/F Unconfigured Unconfigured core_clk=667 m_axis_dout_aclk=400 m_axis_status_aclk=400 s_axis_ctrl_aclk=400 s_axis_din_aclk=400 s_axis_din_words_aclk=400 s_axis_dout_words_aclk=400 s_axi_aclk 400 1761 1685 0 8 2 PRODUCTION 1.25 05-09-2019
xczu21dr ffvd1156 -2 zu21dr_dash2_decode_5g 5G true false Initialized_retain_I/F Unconfigured Unconfigured core_clk=667 m_axis_dout_aclk=400 m_axis_status_aclk=400 s_axis_ctrl_aclk=400 s_axis_din_aclk=400 s_axis_din_words_aclk=400 s_axis_dout_words_aclk=400 s_axi_aclk 400 1776 1768 0 7 4 PRODUCTION 1.25 05-09-2019
xczu21dr ffvd1156 -2 zu21dr_dash2_decode_Turbo LTE true Initialized core_clk=667 m_axis_dout_aclk=400 m_axis_status_aclk=400 s_axis_ctrl_aclk=400 s_axis_din_aclk=400 s_axi_aclk 400 46 22 0 0 0 PRODUCTION 1.25 05-09-2019
xczu21dr ffvd1156 -2 zu21dr_dash2_decode_docsis DOCSIS_3.1 true false Initialized_retain_I/F Unconfigured Unconfigured core_clk=667 m_axis_dout_aclk=400 m_axis_status_aclk=400 s_axis_ctrl_aclk=400 s_axis_din_aclk=400 s_axis_din_words_aclk=400 s_axis_dout_words_aclk=400 s_axi_aclk 400 534 525 0 1 0 PRODUCTION 1.25 05-09-2019
xczu21dr ffvd1156 -2 zu21dr_dash2_encode_5g 5G false true Initialized_retain_I/F Unconfigured Unconfigured core_clk=667 m_axis_dout_aclk=400 m_axis_status_aclk=400 s_axis_ctrl_aclk=400 s_axis_din_aclk=400 s_axis_din_words_aclk=400 s_axis_dout_words_aclk=400 s_axi_aclk 400 1748 1685 0 8 2 PRODUCTION 1.25 05-09-2019

COPYRIGHT

Copyright 2019 Xilinx, Inc. Xilinx, the Xilinx logo, Alveo, Artix, ISE, Kintex, Spartan, Versal, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. Arm is a registered trademark of Arm Limited in the EU and other countries. All other trademarks are the property of their respective owners.

LEGAL INFORMATION: PLEASE READ

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.