Resource Utilization for XHMC v1.0

Vivado Design Suite Release 2020.1

Interpreting the results

This page contains resource utilization data for several configurations of this IP core. The data is separated into a table per device family. In each table, each row describes a test case. The columns are divided into test parameters and results. The test parameters include the part information and the core-specific configuration parameters. Any configuration parameters that are not listed have their default values; any parameters with a blank value are disabled or set automatically by the IP core. Consult the product guide for this IP core for a list of GUI parameter and user parameter mappings.

Data is provided for the following device families:

Virtex UltraScale

Part Information Configuration Parameters Resource Utilization
Device Package Speed Grade Configuration Name
ref_evb
hmc_link_mode
hmc_link_speed
n_flit
include_user_layer
single_end_refclk
Fixed clocks (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xcvu095 ffva2104 -2 resource_config_xcvu095 clk_in=125 refclk_p=125 s_axi_aclk=125 17985 23853 0 26 10 PRODUCTION 1.26 12-04-2018
xcvu190 flgc2104 -2 resource_config_xcvu190 FULL_WIDTH 10 clk_in=125 refclk_p=125 s_axi_aclk=125 17181 19406 0 26 10 PRODUCTION 1.27 12-04-2018
xcvu190 flgc2104 -2 resource_config_xcvu190_vcu110_10G_4flit_lnk0 VCU110-Link0 FULL_WIDTH 10 4 clk_in=125 refclk_p=125 s_axi_aclk=125 17191 19404 0 26 10 PRODUCTION 1.27 12-04-2018
xcvu190 flgc2104 -2 resource_config_xcvu190_vcu110_10G_4flit_lnk1 VCU110-Link1 FULL_WIDTH 10 4 clk_in=125 refclk_p=125 s_axi_aclk=125 17255 19422 0 26 10 PRODUCTION 1.27 12-04-2018
xcvu190 flgc2104 -2 resource_config_xcvu190_vcu110_10G_5flit_half_lnk1 VCU110-Link1 HALF_WIDTH 10 5 clk_in=125 refclk_p=125 s_axi_aclk=125 23847 30002 0 32 13 PRODUCTION 1.27 12-04-2018
xcvu190 flgc2104 -2 resource_config_xcvu190_vcu110_12p5G_5flit_lnk0 VCU110-Link0 FULL_WIDTH 12.5 5 clk_in=125 refclk_p=125 s_axi_aclk=125 23299 24225 0 32 13 PRODUCTION 1.27 12-04-2018
xcvu190 flgc2104 -2 resource_config_xcvu190_vcu110_12p5G_5flit_lnk1 VCU110-Link1 FULL_WIDTH 12.5 5 clk_in=125 refclk_p=125 s_axi_aclk=125 23292 24256 0 32 13 PRODUCTION 1.27 12-04-2018
xcvu190 flgc2104 -2 resource_config_xcvu190_vcu110_12p5G_6flit_lnk1 VCU110-Link1 FULL_WIDTH 12.5 6 clk_in=125 refclk_p=125 s_axi_aclk=125 28848 36906 0 39 13 PRODUCTION 1.27 12-04-2018
xcvu190 flgc2104 -2 resource_config_xcvu190_vcu110_15G_3flit_half_axi4mm_lnk1 VCU110-Link1 HALF_WIDTH 15 3 true true clk_in=125 refclk=125 s_axi_aclk=125 32418 36399 0 54 22 PRODUCTION 1.27 12-04-2018
xcvu190 flgc2104 -2 resource_config_xcvu190_vcu110_15G_3flit_half_lnk1 VCU110-Link1 HALF_WIDTH 15 3 true clk_in=125 refclk=125 s_axi_aclk=125 14465 19359 0 19 8 PRODUCTION 1.27 12-04-2018
xcvu190 flgc2104 -2 resource_config_xcvu190_vcu110_15G_6flit_axi4mm_lnk1 VCU110-Link1 FULL_WIDTH 15 6 true true clk_in=125 refclk=125 s_axi_aclk=125 51416 57029 0 74 27 PRODUCTION 1.27 12-04-2018
xcvu190 flgc2104 -3 resource_config_xcvu190_vcu110_15G_8flit_lnk0 VCU110-Link0 FULL_WIDTH 15 8 clk_in=125 refclk_p=125 s_axi_aclk=125 37278 47476 0 52 18 PRODUCTION 1.27 12-04-2018

Virtex UltraScale+

Part Information Configuration Parameters Resource Utilization
Device Package Speed Grade Configuration Name
ref_evb
hmc_link_mode
hmc_link_speed
n_flit
include_user_layer
single_end_refclk
Fixed clocks (MHz) LUTs FFs DSPs 36k BRAMs 18k BRAMs Speedfile Status
xcvu9p flgb2104 -2 resource_config_xcvu9p_10G_full FULL_WIDTH 10 clk_in=125 refclk_p=125 s_axi_aclk=125 16872 19644 0 26 10 PRODUCTION 1.27 02-28-2020
xcvu9p flgb2104 -2 resource_config_xcvu9p_10G_half HALF_WIDTH 10 clk_in=125 refclk_p=125 s_axi_aclk=125 18024 23972 0 26 10 PRODUCTION 1.27 02-28-2020
xcvu9p flgb2104 -2 resource_config_xcvu9p_12p5G_full FULL_WIDTH 12.5 clk_in=125 refclk_p=125 s_axi_aclk=125 22815 24437 0 32 13 PRODUCTION 1.27 02-28-2020
xcvu9p flgb2104 -2 resource_config_xcvu9p_12p5G_half HALF_WIDTH 12.5 clk_in=125 refclk_p=125 s_axi_aclk=125 18030 24484 0 26 10 PRODUCTION 1.27 02-28-2020
xcvu9p flgb2104 -2 resource_config_xcvu9p_15G_full FULL_WIDTH 15 clk_in=125 refclk_p=125 s_axi_aclk=125 28865 37133 0 39 13 PRODUCTION 1.27 02-28-2020
xcvu9p flgb2104 -2 resource_config_xcvu9p_15G_half HALF_WIDTH 15 clk_in=125 refclk_p=125 s_axi_aclk=125 18026 24481 0 26 10 PRODUCTION 1.27 02-28-2020

COPYRIGHT

Copyright 2020 Xilinx, Inc. Xilinx, the Xilinx logo, Alveo, Artix, ISE, Kintex, Spartan, Versal, Virtex, Vivado, Zynq, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. Arm is a registered trademark of Arm Limited in the EU and other countries. All other trademarks are the property of their respective owners.

LEGAL INFORMATION: PLEASE READ

The information disclosed to you hereunder (the "Materials") is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available "AS IS" and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of Xilinx's limited warranty, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in such critical applications, please refer to Xilinx's Terms of Sale which can be viewed at https://www.xilinx.com/legal.htm#tos.