LogiCORE IP Spartan-6 FPGA GTP Transceiver Wizard v1.8

DS713 December 14, 2010 **Product Specification**

Introduction

The LogiCORE™ IP GTP Transceiver Wizard automates the task of creating HDL wrappers to configure the high-speed serial GTP transceivers in the Spartan®-6 LXT sub-family.

The menu-driven interface allows one or more GTP transceivers to be configured using pre-defined templates for popular industry standards, or from scratch, to support a wide variety of custom protocols. The Wizard produces a wrapper, an example design, and a test bench for rapid integration and verification of the serial interface with your custom function.

Features

- Creates customized HDL wrappers to configure Spartan-6 family GTP transceivers
- Users can configure Spartan-6 family GTP transceivers to conform to industry standard protocols using predefined templates, or tailor the templates for custom protocols
- Templates include support for the following specifications: CPRI™, DisplayPort, Gigabit Ethernet, HD-SDI, OBSAI, PCI EXPRESS® (PCIe®) generation I, Serial RapidIO, XAUI, Aurora 8B/10B, SATA 1.5 Gbps, and SATA 3 Gbps
- Automatically configures analog settings
- Each custom wrapper includes example design, test bench; and both implementation and simulation scripts

LogiCORE IP Facts Table					
Core Specifics					
Supported Device Family[1]	Spartan-6[2] LXT				
Supported User Interfaces	Not Applicable				
	Resources				**Frequency**
Configuration	**LUTs**	**FFs**	**DSP Slices**	**Block RAMs**	**Max. Freq.**
Config1	Not Applicable				
Provided with Core					
Documentation	Product Specification Getting Started Guide				
Design Files	Verilog and VHDL				
Example Design	Verilog and VHDL				
Test Bench	Verilog and VHDL				
Constraints File	Synthesis Constraints File				
Simulation Model	Verilog and VHDL				
Tested Design Tools					
Design Entry Tools	CORE Generator™ tool				
Simulation	ISim 12.4 Mentor Graphics ModelSim 6.5c Cadence IES 9.2 Synopsys VCS and VCS MX 2009.12				
Synthesis Tools	XST 12.4 Synopsys Synplify Pro D-2010.03				
Support					
Provided by Xilinx, Inc.					

Notes:

1. For a complete listing of supported devices, see the release notes for this core.
2. For more information on the Spartan-6 devices, see the *Spartan-6 Family Overview* [Ref 1]

Functional Overview

Figure 1 outlines the steps required to configure GTP transceivers using the Wizard. Start the CORE Generator™ software and select the GTP Transceiver Wizard, then follow the chart to configure the transceivers and generate a wrapper that includes an accompanying example design.

- If you use an existing template with no changes, click Generate.
- If you are modifying a standard template or starting from scratch, proceed through the Wizard and adjust the settings as needed.



Figure 1: **GTP Wizard Configuration Step**

See the *Spartan-6 FPGA GTP Transceivers User Guide* [Ref 3] for details on the various transceiver features and parameters available.

Wrapper Overview

Figure 2 shows the block diagram of the wrapper, example design, and test bench produced by the Wizard.



Figure 2: **Wrapper Block Diagram**

The wrapper comprises six components:

1. Wrapper: The specific GTP transceiver configuration parameters set with the Wizard.
2. GTPA1_DUAL Transceiver Tile(s): Instantiated transceiver pairs selected with the Wizard.
3. Example Design: Temporary top-level design that will be replaced with the actual application.
4. Test Bench: Top-level test bench to aid in simulation of the design.
5. FRAME_GEN Module: Generates a user-definable data stream for simulation analysis.
6. FRAME_CHECK Module: Tests for correct transmission of data stream for simulation analysis.

Support

Xilinx provides technical support for this LogiCORE product when used as described in the product documentation. Xilinx cannot guarantee timing, functionality, or support of product if implemented in devices that are not defined in the documentation, if customized beyond that allowed in the product documentation, or if changes are made to any section of the design labeled DO NOT MODIFY.

Ordering Information

The Spartan-6 FPGA GTP Transceiver Wizard LogiCORE IP core is provided free of charge under the terms of the Xilinx End User License Agreement. The core can be generated by the Xilinx® ISE CORE Generator software, which is a standard component of the Xilinx ISE Design Suite. This version of the core can be generated using the ISE CORE Generator system v12.4. For more information, please visit the Architecture Wizards web page.

Information about additional Xilinx LogiCORE modules is available at the Xilinx IP Center. For pricing and availability of other Xilinx LogiCORE modules and software, please contact your local Xilinx sales representative.

References

1. DS160: *Spartan-6 Family Overview*
2. UG546: *LogiCORE IP Spartan-6 FPGA GTP Transceiver Wizard v1.8 Getting Started Guide* for a general overview of the wrapper creation procedure.
3. UG386: *Spartan-6 FPGA GTP Transceivers User Guide*

Revision History

The following table shows the revision history for this document:

Date	Version	Revision
04/24/09	1.1	Initial Xilinx release.
06/24/09	1.2	Wizard v1.2 release.
09/16/09	1.3	Wizard v1.3 release.
12/02/09	1.4	Wizard v1.4 release.
04/19/10	1.5	Wizard v1.5 release. Added support for SATA 3 Gbps. Added Ordering Information.
07/23/10	1.6	Wizard v1.6 release.
09/21/10	1.7	Wizard v1.7 release.
12/14/10	1.8	Wizard v1.8 release.

Notice of Disclaimer