

LogiCORE™ IP 3GPP LTE Turbo Encoder v3.1 Bit-Accurate C Model

User Guide

UG506 (v2.0) April 19, 2010



Xilinx is providing this product documentation, hereinafter “Information,” to you “AS IS” with no warranty of any kind, express or implied. Xilinx makes no representation that the Information, or any particular implementation thereof, is free from any claims of infringement. You are responsible for obtaining any rights you may require for any implementation based on the Information. All specifications are subject to change without notice.

XILINX EXPRESSLY DISCLAIMS ANY WARRANTY WHATSOEVER WITH RESPECT TO THE ADEQUACY OF THE INFORMATION OR ANY IMPLEMENTATION BASED THEREON, INCLUDING BUT NOT LIMITED TO ANY WARRANTIES OR REPRESENTATIONS THAT THIS IMPLEMENTATION IS FREE FROM CLAIMS OF INFRINGEMENT AND ANY IMPLIED WARRANTIES OF MERCHANTABILITY OR FITNESS FOR A PARTICULAR PURPOSE.

Except as stated herein, none of the Information may be copied, reproduced, distributed, republished, downloaded, displayed, posted, or transmitted in any form or by any means including, but not limited to, electronic, mechanical, photocopying, recording, or otherwise, without the prior written consent of Xilinx.

© 2008-2010 Xilinx, Inc. XILINX, the Xilinx logo, Virtex, Spartan, ISE, and other designated brands included herein are trademarks of Xilinx in the United States and other countries. All other trademarks are the property of their respective owners.

Revision History

The following table shows the revision history for this document.

Date	Version	Revision
09/19/08	1.0	Initial Xilinx release.
04/19/10	2.0	Updated for core version 3.1.

Table of Contents

Revision History	2
Preface: About This Guide	
Guide Contents	7
Conventions	7
Typographical	7
Online Document	8
Chapter 1: Introduction	
Features	9
Overview	9
Additional Core Resources	9
Technical Support	10
Feedback	10
Core and C Model	10
Documents	10
Chapter 2: User Instructions	
Unpacking and Model Contents	11
Installation	11
Chapter 3: 3GPP LTE Turbo Encoder C Model Interface	
Structures	13
Generics	13
State	13
Input	14
Output	14
Functions	15
Default Generics	15
Create State	15
Simulate	15
Destroy State	16
Compiling	16
Linking	16
Linux	16
Windows	16
Example	16

List of Tables

Chapter 1: Introduction

Chapter 2: User Instructions

<i>Table 2-1: C Model Directory Structure and Files</i>	11
---	----

Chapter 3: 3GPP LTE Turbo Encoder C Model Interface

<i>Table 3-1: Generics Structure</i>	13
--	----

<i>Table 3-2: Input Structure</i>	14
---	----

<i>Table 3-3: Output Structure</i>	14
--	----

About This Guide

This user guide provides information about the Xilinx® LogiCORE™ IP 3GPP LTE Turbo Encoder bit-accurate C model for 32-bit and 64-bit Linux platforms and 32-bit and 64-bit Windows platforms.

Guide Contents

This manual contains the following chapters:

- [Chapter 1, “Introduction”](#) contains an overview of the 3GPP LTE Turbo Encoder bit-accurate C model.
- [Chapter 2, “User Instructions”](#) provides information on the C model contents and installation.
- [Chapter 3, “3GPP LTE Turbo Encoder C Model Interface”](#) contains information on using the interface and compiling with the C model.

Conventions

This document uses the following conventions. An example illustrates each convention.

Typographical

The following typographical conventions are used in this document:

Convention	Meaning or Use	Example
Courier font	Messages, prompts, and program files that the system displays	<code>speed grade: - 100</code>
Courier bold	Literal commands that you enter in a syntactical statement	ngdbuild <i>design_name</i>
Helvetica bold	Commands that you select from a menu	File →Open
	Keyboard shortcuts	Ctrl+C

Convention	Meaning or Use	Example
<i>Italic font</i>	Variables in a syntax statement for which you must supply values	ngdbuild <i>design_name</i>
	References to other manuals	See the <i>User Guide</i> for more information.
	Emphasis in text	If a wire is drawn so that it overlaps the pin of a symbol, the two nets are <i>not</i> connected.
Dark Shading	Items that are not supported or reserved	This feature is not supported
Square brackets []	An optional entry or parameter. However, in bus specifications, such as bus [7:0] , they are required.	ngdbuild [<i>option_name</i>] <i>design_name</i>
Braces { }	A list of items from which you must choose one or more	lowpwr = { on off }
Vertical bar	Separates items in a list of choices	lowpwr = { on off }
Angle brackets < >	User-defined variable or in code samples	<directory name>
Vertical ellipsis . . .	Repetitive material that has been omitted	IOB #1: Name = QOUT' IOB #2: Name = CLKIN' . . .
Horizontal ellipsis ...	Repetitive material that has been omitted	allow block <i>block_name loc1 loc2 ... locn</i> ;
Notations	The prefix '0x' or the suffix 'h' indicate hexadecimal notation	A read of address 0x00112975 returned 45524943h.
	An '_n' means the signal is active low	usr_teof_n is active low.

Online Document

The following conventions are used in this document:

Convention	Meaning or Use	Example
Blue text	Cross-reference link to a location in the current document	See the section " Additional Resources " for details. Refer to " Title Formats " in Chapter 1 for details.
Blue, underlined text	Hyperlink to a website (URL)	Go to www.xilinx.com for the latest speed files.

Introduction

The Xilinx® LogiCORE™ IP 3GPP LTE Turbo Encoder v3.1 core has a bit-accurate C model designed for system modeling. This allows you to model the core performance. For purposes of abbreviation, 3GPP LTE Turbo Encoder v3.1 is used interchangeably with LTE-TCC throughout this document.

Features

- Bit-accurate to 3GPP LTE Turbo Encoder v3.1 core
- Available for 32-bit and 64-bit Linux platforms
- Available for 32-bit and 64-bit Windows platforms
- Designed for integration into a larger system model
- Example C++ code provided showing how to use the C model functions

Overview

This user guide provides information about the Xilinx LogiCORE IP 3GPP LTE Turbo Encoder v3.1 bit-accurate C model for 32-bit and 64-bit Linux, and 32-bit and 64-bit Windows platforms.

The model consists of a set of C functions that reside in a shared library. Example C code is provided to demonstrate how these functions form the interface to the C model. Full details of this interface are given in [Chapter 3, “3GPP LTE Turbo Encoder C Model Interface.”](#)

The model is bit-accurate but not cycle-accurate, so it produces exactly the same output data as the core on a block-by-block basis. However, it does not model the core latency or its interface signals.

Additional Core Resources

For detailed information on the LTE-TCC core, see the following documents:

- *3GPP LTE Turbo Encoder v3.1 Product Specification (DS701)*
- *3GPP LTE Turbo Encoder v3.1 Release Notes*

Technical Support

For technical support, go to www.xilinx.com/support.

Xilinx provides technical support for use of this product as described in *3GPP LTE Turbo Encoder v3.1 Bit-Accurate C Model User Guide* (UG506) and the *3GPP LTE Turbo Encoder v3.1 Product Specification* (DS701). Xilinx cannot guarantee functionality or support of this product for designs that do not follow these guidelines.

Feedback

Xilinx welcomes comments and suggestions about the LTE-TCC core, C model, and the accompanying documentation.

Core and C Model

For comments or suggestions about the LTE-TCC core or C model, please submit a WebCase: www.xilinx.com/support/clearexpress/websupport.htm.

Be sure to include the following information:

- Product name
- Core version number
- Explanation of your comments

Documents

For comments or suggestions about the LTE-TCC documentation, please submit a WebCase: www.xilinx.com/support/clearexpress/websupport.htm.

Be sure to include the following information:

- Document title
- Document number
- Page number(s) to which your comments refer
- Explanation of your comments

User Instructions

Unpacking and Model Contents

The C model is supplied as a platform specific zip file, `tcc_encoder_3gpplte_v3_1_bitacc_cmodel_*.zip`, where * is `lin`, `lin64`, `nt` or `nt64` depending on the target platform of the contained libraries.

- For Linux platforms, a shared object library, `libIp_tcc_encoder_3gpplte_v3_1_bitacc_model.so`, contains the model. Internally this requires a portability library, `libstlport.so.5.1`, which is included.
- For Windows platforms, a dynamically linked library, `libIp_tcc_encoder_3gpplte_v3_1_bitacc_cmodel.dll`, contains the model. A `.lib` file for compiling and the required STL library, `stlport.5.1.dll`, are also included.

The files that are provided across all platforms are detailed in [Table 2-1](#).

Table 2-1: C Model Directory Structure and Files

File	Description
<code>tcc_encoder_3gpplte_v3_1_bitacc_cmodel.h</code>	Model header file
<code>run_bitacc_cmodel.c</code>	Example code calling the model
<code>README.txt</code>	Release notes
<code>tcc_encoder_3gpplte_bitacc_cmodel_ug506.pdf</code>	This file

Installation

On Linux, ensure that the directory in which the files `libIp_tcc_encoder_3gpplte_v3_1_bitacc_cmodel.so` and `libstlport.so.5.1` are located is on your `$LD_LIBRARY_PATH` environment variable, or is the directory in which you will run your executable that calls the LTE-TCC C model.

On Windows, ensure that the directory in which the files `libIp_tcc_encoder_3gpplte_v3_1_bitacc_cmodel.dll` and `stlport.5.1.dll` are located is either on your `$PATH` environment variable, or is the directory in which you will run your executable that calls the LTE-TCC C model.

3GPP LTE Turbo Encoder C Model Interface

The Application Programming Interface (API) of the C model is defined in the header file `tcc_encoder_3gpplte_v3_1_bitacc_cmodel.h`. The interface consists of four functions, and four structures supporting those functions.

Structures

The interface consists of the following structures.

Generics

The `xilinx_ip_tcc_encoder_3gpplte_v3_1_generics` structure specifies the generics that should apply to the modeled core. The structure contains fields for the core generics; however currently none of these generics will affect bit accuracy of the model. The generics are detailed in [Table 3-1](#).

Table 3-1: Generics Structure

Member	Type	Description
<code>C_FAMILY</code>	<code>char*</code>	Device family.
<code>C_ELABORATION_DIR</code>	<code>char*</code>	Core elaboration directory.
<code>C_HAS_RFD_IN</code>	<code>int</code>	Output flow control port present.
<code>C_HAS_CE</code>	<code>int</code>	Clock enable port present.
<code>C_HAS_ND</code>	<code>int</code>	Input flow control port present.
<code>C_HAS_SCLR</code>	<code>int</code>	Synchronous clear port present.
<code>C_MAX_BLOCKS</code>	<code>int</code>	Maximum block storage capacity (32, 512)

State

The `xilinx_ip_tcc_encoder_3gpplte_v3_1_state` structure defines the internal state of the C model. Because the structure is solely for internal use by the C model, the layout of the structure is not defined. User modification of the state structure may lead to undefined behavior.

Input

The `xilinx_ip_tcc_encoder_3gpplte_v3_1_inputs` structure is used to specify input data for the C model. See [Table 3-2](#).

Table 3-2: Input Structure

Member	Type	Description
<code>din</code>	unsigned char*	Pointer to an array of bytes that holds the data input bits to be encoded.
<code>din_size</code>	int	Size of data to be encoded, that is, block size.

The `din` array is used to pass the bit inputs into the C model. The `din_size` field defines the size of the `din` array and should be equal to the code block size.

Allocation of the arrays is the responsibility of the user. They may be allocated statically or dynamically. If allocated dynamically, then the user remains responsible for de-allocation. Note that the arrays may be larger than that specified by `din_size`, allowing the arrays to be pre-allocated for the largest code block (6144 bits). The C model uses only the first `din_size` elements of each array.

Output

The `xilinx_ip_tcc_encoder_3gpplte_v3_1_outputs` structure is used to specify output data from the C model. See [Table 3-3](#).

Table 3-3: Output Structure

Member	Type	Description
<code>rsc1_sys</code>	unsigned char*	Pointer to an array of bytes that holds the non-interleaved systematic data.
<code>rsc1_par</code>	unsigned char*	Pointer to an array of bytes that holds the encoded non-interleaved parity data.
<code>rsc2_par</code>	unsigned char*	Pointer to an array of bytes that holds the encoded interleaved parity data.
<code>max_dout_size</code>	int	Allocated size of the arrays <code>rsc1_sys</code> , <code>rsc1_par</code> , and <code>rsc2_par</code> .
<code>dout_size</code>	int	Number of bits in the arrays <code>rsc1_sys</code> , <code>rsc1_par</code> , and <code>rsc2_par</code> returned by the C model.

The `rsc1_sys`, `rsc1_par` and `rsc2_par` arrays are used to receive encoded data from the C model. After a successful encode, each element of each array holds a single encoded data bit. The arrays also contain tail bits. The 12 tail bits are distributed across the three arrays, four extra bits per array, as described in *3GPP LTE Turbo Encoder v3.1 Product Specification* (DS701).

Allocation of the arrays is the responsibility of the user. They may be allocated statically or dynamically. If allocated dynamically, then the user remains responsible for de-allocation. The `max_dout_size` field is used to specify the size of the allocated arrays. When encoding a code block, the C model checks that the output arrays have sufficient space for the encoded data before updating the `dout_size` field with the actual code block size, plus four bits to account for the tail bits.

Functions

The interface consists of the following functions.

Default Generics

The `xilinx_ip_tcc_encoder_3gpplte_v3_1_get_default_generics` function is used to create a default `xilinx_ip_tcc_encoder_3gpplte_v3_1_generics` structure:

```
struct xilinx_ip_tcc_encoder_3gpplte_v3_1_generics
    xilinx_ip_tcc_encoder_3gpplte_v3_1_get_default_generics();
```

The function returns a default generic structure which can be used directly, as further customization will have no effect on the operation of the model.

Create State

The `xilinx_ip_tcc_encoder_3gpplte_v3_1_create_state` function creates a new state structure based on the given generics:

```
struct xilinx_ip_tcc_encoder_3gpplte_v3_1_state*
    xilinx_ip_tcc_encoder_3gpplte_v3_1_create_state
(
    struct xilinx_ip_tcc_encoder_3gpplte_v3_1_generics generics
);
```

The function returns a pointer to the created state structure. If the state structure cannot be created, then an error message is produced on standard error and the function returns a null pointer.

Simulate

The `xilinx_ip_tcc_encoder_3gpplte_v3_1_bitacc_simulate` function encodes a single code block:

```
int xilinx_ip_tcc_encoder_3gpplte_v3_1_bitacc_simulate
(
    struct xilinx_ip_tcc_encoder_3gpplte_v3_1_state* state,
    struct xilinx_ip_tcc_encoder_3gpplte_v3_1_inputs inputs,
    struct xilinx_ip_tcc_encoder_3gpplte_v3_1_outputs* outputs
);
```

On entry, the user must initialize all fields of the `inputs` structure. The `din` array should be filled with input data. Additionally, the `rsc1_sys`, `rsc1_par`, `rsc2_par` and `max_dout_size` fields of the `outputs` structure must be initialized to indicate to the C model the location and size of the output arrays. The `dout_size` field of the `outputs` structure is set by the function on exit.

The function returns zero if the code block was successfully encoded. If the code block could not be encoded, an error message is produced on standard error and the function returns a non-zero error code.

Destroy State

The `xilinx_ip_tcc_encoder_3gpplte_v3_1_destroy_state` function destroys a state structure:

```
void xilinx_ip_tcc_encoder_3gpplte_v3_1_destroy_state
(
    struct xilinx_ip_tcc_encoder_3gpplte_v3_1_state* state
);
```

On return, any memory resources allocated within the state structure are released and the state structure becomes undefined.

Compiling

Compilation of user code requires access to the `tcc_encoder_3gpplte_v3_1_bitacc_cmodel.h` header file. The header file should be copied to a location where it is available to the compiler. Depending on the location chosen, the include search path of the compiler may need to be modified.

Linking

To use the C model, the user executable must be linked against the correct libraries for the target platform.

Linux

The executable must be linked against the `libIp_tcc_encoder_3gpplte_v3_1_bitacc_cmodel.so`, `libSTL.so`, and `libstlport.so.5.1` shared object libraries. Files for 32-bit and 64-bit systems are supplied in the `lin` and `lin64` directories, respectively.

Using GCC, linking is typically achieved by adding the following command line options:

```
-L. -lIp_tcc_encoder_3gpplte_v3_1_bitacc_cmodel
```

This assumes the three shared object libraries are in the current directory. If this is not the case, the `-L.` option should be changed to specify the library search path to use.

Windows

The executable must be linked against the `libIp_tcc_encoder_3gpplte_v3_1_bitacc_cmodel.dll`, `libSTL.dll`, and `libstlport.5.1.dll` dynamic link libraries. Depending on the compiler, the import library `libIp_tcc_encoder_3gpplte_v3_1_bitacc_cmodel.lib` may be required. Files for 32-bit and 64-bit systems are supplied in the `nt` and `nt64` directories, respectively.

Example

The `run_bitacc_cmodel.c` file contains example code to show basic operation of the C model.