

## Introduction

The LogiCORE™ IP Utility Differential Signaling Buffer core generates corresponding buffer to bring off-chip differential signals into internal circuit or out from internal circuits. The core is intended as interconnect logic between off-chip differential signals and internal circuit.

## Features

- Configurable size of the signal width
- Configurable differential signaling buffer type

LogiCORE IP Facts Table	
<b>Core Specifics</b>	
Supported Device Family <sup>(1)</sup>	Zynq -7000, Artix™-7, Virtex -7, Kintex™-7, Virtex-6, Virtex-5, Spartan -6, Virtex-4, Spartan-3
Supported User Interfaces	N/A
<b>Resources</b>	
See <a href="#">Table 4</a>	
<b>Provided with Core</b>	
Documentation	Product Specification
Design Files	VHDL
Example Design	Not Provided
Test Bench	Not Provided
Constraints File	UCF
Simulation Model	VHDL
Supported S/W Driver	N/A
<b>Tested Design Tools</b>	
Design Entry Tools	ISE 13.4
Simulation <sup>(2)</sup>	ModelSim
Synthesis Tools <sup>(2)</sup>	XST
<b>Support</b>	
Provided by Xilinx @ <a href="http://www.xilinx.com/support">www.xilinx.com/support</a>	

1. For a complete listing of supported devices, see the [release notes](#) for this core.
2. For a listing of the supported tool versions, see the [ISE Design Suite 13: Release Note Guide](#).

## Functional Description

The Utility Differential Signaling Buffer core generates corresponding buffers to bring off-chip differential signals into or out from internal circuits. [Figure 1](#) illustrates the Utility Differential Signaling Buffer in a system.




Figure 1: Utility Differential Signaling Buffer in a System

## I/O Signals

The Utility Differential Signaling Buffer I/O signals are listed and described in [Table 1](#).

Table 1: I/O Signals

Signal	Interface	I/O	Default Value
IBUF_DS_P	None	I	Positive (master) port of the differential input signal: used only for IBUFDS or IBUFGDS.
IBUF_DS_N	None	I	Negative (slave) port of the differential input signal: used only for IBUFDS or IBUFGDS.
IBUF_OUT	None	O	Single ended output signal: used only for IBUFDS or IBUFGDS.
OBUF_IN	None	I	Single ended input signal: used only for OBUFDS.
OBUF_DS_P	None	O	Positive (master) port of the differential output signal, used only for OBUFDS.
OBUF_DS_N	None	O	Negative (slave) port of the differential output signal: used only for OBUFDS.
IOBUF_DS_P	None	I/O	Positive (master) port of the differential input signal: used only for IOBUFDS.
IOBUF_DS_N	None	I/O	Negative (slave) port of the differential input signal: used only for IOBUFDS.
IOBUF_IO_T	None	I	3-state enable input: used only for IOBUFDS.
IOBUF_IO_I	None	I	3-state buffer input: used only for IOBUFDS.
IOBUF_IO_O	None	O	3-state buffer output: used only for IOBUFDS.

## Design Parameters

The Utility Differential Signaling Buffer parameters are listed and described in [Table 2](#).

Table 2: Utility Differential Signaling Buffer Parameters

Parameter	Description	Type
C_SIZE	The vector size of differential signal (valid value is 1 to 128).	integer
C_BUF_TYPE	The differential signaling buffer to be instantiated (valid values are IBUFDS, IBUFGDS, OBUFDS, IOBUFDS, IBUFDSGTXE, and IBUFGSGTE).	string

## Parameter - Port Dependencies

The parameter and port dependencies are listed and described in [Table 3](#).

Table 3: Utility Differential Signaling Buffer Parameters - Port Dependencies

Name	Affects	Depends	Relational Description
<b>Design Parameters</b>			
C_SIZE	All signals	0 to C_SIZE-1	Scale width of all port signals
<b>Port Signals</b>			
IBUF_*	All signals	C_BUF_TYPE	Valid for C_BUF_TYPE=IBUFDS or IBUFGDS, or IBUFDSGTXE, or IBUFDSGTE and not used for other cases
OBUF_*		C_BUF_TYPE	Valid for C_BUF_TYPE=OBUFDS, not used for other cases
IOBUF_*		C_BUF_TYPE	Valid for C_BUF_TYPE=IOBUFDS, not used for other cases

Figure 2 shows three instantiation cases for the core.




Figure 2: Utility Vector Logic Block Diagram

## Design Implementation

### Design Tools

The Utility Differential Signaling Buffer design is handwritten. Xilinx® XST is the synthesis tool used for synthesizing the core.

### Target Technology

The target technology is the 7 Series, Zynq™-7000, Virtex® and Spartan® family FPGAs.

## Device Utilization and Performance Benchmarks

Table 4: Utility Differential Signaling Buffer Resource Utilization

Parameter		Resources					
		IBUFDS	IBUFGDS	OBUFDS	IOBUFDS	IBUFDSGTXE	IBUFDSGTE
C_SIZE=n	C_BUF_TYPE=IBUFDS	n	0	0	0	0	0
	C_BUF_TYPE=IBUFGDS	0	n	0	0	0	0
	C_BUF_TYPE=OBUFDS	0	0	n	0	0	0
	C_BUF_TYPE=IOBUFDS	0	0	0	n	0	0
	C_BUF_TYPE=IBUFDSGTXE	0	0	0	0	n	0
	C_BUF_TYPE=IBUFDSGTE	0	0	0	0	0	n

## Support

Xilinx provides technical support for this LogiCORE™ IP product when used as described in the product documentation. Xilinx cannot guarantee timing, functionality, or support of product if implemented in devices that are not defined in the documentation, if customized beyond that allowed in the product documentation, or if changes are made to any section of the design labeled *DO NOT MODIFY*.

## Ordering Information

This Xilinx LogiCORE IP module is provided at no additional cost with the Xilinx ISE® Design Suite Embedded Edition software under the terms of the [Xilinx End User License](#). The core is generated using the Xilinx Integrated Software Environment (ISE®) Embedded Edition software (EDK). For more information, visit the Utility Differential Signaling Buffer [product page](#).

Contact your local Xilinx [sales representative](#) for pricing and availability of additional Xilinx LogiCORE IP modules and software. Information about additional Xilinx LogiCORE IP modules is available on the Xilinx [IP Center](#).

## Revision History

The following table shows the revision history for this document:

Date	Version	Description of Revisions
9/25/07	1.0	Initial Xilinx release.
7/25/08	1.2	Added QPro Virtex-4 Hi-Rel and QPro Virtex-4 Rad Tolerant FPGA support.
9/16/09	1.3	Created v1.01a for EDK_L 11.3 release, incorporated CR530738.
01/18/12	1.4	GTXE support added. Xilinx release 13.4.

## Notice of Disclaimer

The information disclosed to you hereunder (the “Materials”) is provided solely for the selection and use of Xilinx products. To the maximum extent permitted by applicable law: (1) Materials are made available “AS IS” and with all faults, Xilinx hereby DISCLAIMS ALL WARRANTIES AND CONDITIONS, EXPRESS, IMPLIED, OR STATUTORY, INCLUDING BUT NOT LIMITED TO WARRANTIES OF MERCHANTABILITY, NON-INFRINGEMENT, OR FITNESS FOR ANY PARTICULAR PURPOSE; and (2) Xilinx shall not be liable (whether in contract or tort, including negligence, or under any other theory of liability) for any loss or damage of any kind or nature related to, arising under, or in connection with, the Materials (including your use of the Materials), including for any direct, indirect, special, incidental, or consequential loss or damage (including loss of data, profits, goodwill, or any type of loss or damage suffered as a result of any action brought by a third party) even if such damage or loss was reasonably foreseeable or Xilinx had been advised of the possibility of the same. Xilinx assumes no obligation to correct any errors contained in the Materials or to notify you of updates to the Materials or to product specifications. You may not reproduce, modify, distribute, or publicly display the Materials without prior written consent. Certain products are subject to the terms and conditions of the Limited Warranties which can be viewed at <http://www.xilinx.com/warranty.htm>; IP cores may be subject to warranty and support terms contained in a license issued to you by Xilinx. Xilinx products are not designed or intended to be fail-safe or for use in any application requiring fail-safe performance; you assume sole risk and liability for use of Xilinx products in Critical Applications: <http://www.xilinx.com/warranty.htm#critapps>.