Software engineers looking to utilize high-level synthesis.
コース スケジュール、受講料および登録情報についての詳細は、ザイリンクス認定トレーナ （ATP) までお問い合わせください。
C-based coding is increasingly used for the modeling and high-level synthesis of hardware components. This course provides software engineers with sufficient knowledge of FPGA hardware to efficiently code for high-level synthesis. Learn the high-level synthesis best practices, methodology, and subtleties of C-based coding for hardware modeling, synthesis, and verification.
Vivado® System Edition 2012.2
* This course focuses on the Zynq-7000 All Programmable SoC and 7 series FPGA architectures. Check with your local Authorized Training Provider for the specifics of the in-class lab board or other customizations.
After completing this comprehensive training, you will know how to: