We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

AR# 1279

JTAG - Does data appear on TDO and DOUT during JTAG configuration of 4k/5k/Spartan families?


Urgency: Standard

General Description:

Can you see the preamble on the DOUT pin or TDO pin during

a Boundary Scan configuration of the 4k/5k/Spartan families?


When configuring through the JTAG TAP, the preamble will appear

on the DOUT pin. At the same time, the preamble appears on the TDO


AR# 1279
作成日 08/21/2007
最終更新日 12/15/2012
ステータス アクティブ
タイプ 一般