Vivado IP Release Notes
This article contains a list of all 'Vivado™ IP Release Notes - All IP Change Log Information' answer records and the associated Vivado Tools release.
作成者: AMD
This core provideshe AXI4-Stream interface to AXI4 infrastructure components and BRAM™/FIFO interface towards Accelerator IP.
The AXI4-Stream Accelerator Adapter is a soft LogiCORE™ Intellectual Property (IP) core used as a infrastructure block for connecting hardware accelerators to embedded CPUs.
It provides the AXI4-Stream interface to AXI4 infrastructure components and BRAM™/FIFO interface towards Accelerator IP. This IP is used to improve the overall system-level performance for hardware accelerator IP in the FPGA logic.
Certain AMD technologies may require third-party enablement or activation. Supported features may vary by operating system. Please confirm with system manufacturer for specific features. No technology or product can be completely secure.