作成者: AMD
The LogiCORE™ ChipScope™ Pro Integrated Bit Error Ratio Tester (IBERT) core for Virtex™ 6 FPGA GTH transceivers is a customizable core that can be used to evaluate and monitor Virtex 6 GTH transceivers.
The LogiCORE™ ChipScope™ Pro Integrated Bit Error Ratio Tester (IBERT) core for Virtex™ 6 FPGA GTH transceivers is a customizable core that can be used to evaluate and monitor Virtex 6 GTH transceivers. The design includes pattern generators and checkers implemented in FPGA logic, as well as access to the ports and DRP attributes of the serial transceivers. Communication logic is also included, to allow the design to be run-time accessible through JTAG. The IBERT core is a self-contained design, and when it is generated, will run through the entire implementation flow, including bitstream generation.
Certain AMD technologies may require third-party enablement or activation. Supported features may vary by operating system. Please confirm with system manufacturer for specific features. No technology or product can be completely secure.