ISE Release Notes
This document contains a listing of release note tables, one for each IP core.
作成者: AMD
With this core, the AMD Universal Serial Bus 2.0 High Speed Device provides a control interface to internal registers via a 32-bit Processor Local Bus (PLB) Version 4.6 as described in the IBM® CoreConnect™ 128-Bit Processor Local Bus, Architectural Specification Version 4.6.
With this core, the AMD Universal Serial Bus 2.0 High Speed Device provides a control interface to internal registers via a 32-bit Processor Local Bus (PLB) Version 4.6 as described in the IBM® CoreConnect™ 128-Bit Processor Local Bus, Architectural Specification Version 4.6.
This PLB slave interface supports single beat read and write data transfers (no burst transfers). This interface is suitable for USB-centric,high-performance designs, bridges and legacy port replacement operations.
Certain AMD technologies may require third-party enablement or activation. Supported features may vary by operating system. Please confirm with system manufacturer for specific features. No technology or product can be completely secure.