XUP is offering the Digilent ZedBoard, a Zynq based community board, at affordable academic price. The board comes with several user interfaces that can be accessed through the Zynq processing system and through the programmable logic. Users can build and include hardware accelerators in the programmable logic to meet bandwidth demanding applications, combined with industry leading ARM processor, lending itself to innovative, yet practical, applications in education.
| Feature | Description |
| FPGA |
|
| I/O Interfaces |
|
| Memory |
|
| Displays |
|
| Switches and LEDs |
|
| Clocks |
|
| Expansion ports |
|
| Vivado Design Suite: WebPack Edition | The Vivado Design Suite WebPACK™ Edition is the FREE version of the revolutionary design suite. Vivado WebPACK delivers instant access to some basic Vivado features and functionality at no cost. |
| Vivado Design Suite: System Edition | The Xilinx Vivado™ Design Suite is a revolutionary IP and System Centric design environment built from the ground up to accelerate the design for programmable devices. |
| ISE Design Suite: WebPack Edition | ISE® WebPACK™ design software is the industry´s only FREE, fully featured front-to-back FPGA design solution for Linux, Windows XP, and Windows 7. ISE WebPACK is the ideal downloadable solution for FPGA and CPLD design offering HDL synthesis and simulation, implementation, device fitting, and JTAG programming. ISE WebPACK delivers a complete, front-to-back design flow providing instant access to the ISE features and functionality at no cost. |
| ISE Design Suite: System Edition | ISE® Design Suite is the Industry-proven solution for Xilinx programmable devices including 7 series (and pre-7 series devices) and Zynq™-7000 SoC. It facilitates designing and verification of digital circuits in the application areas of pure logic design, embedded system design, digital signal processing, communication by providing tools such as ChipScope Pro, Embedded Development Kit, Software Development Kit, System Generator for DSP, and High-Level Synthesis. |