We have detected your current browser version is not the latest one. Xilinx.com uses the latest web technologies to bring you the best online experience possible. Please upgrade to a Xilinx.com supported browser:Chrome, Firefox, Internet Explorer 11, Safari. Thank you!

Analog Mixed Signal HDL Design Flow

After completing this training, you will be able to implement a Xilinx Analog to Digital Convertor (XADC) Core with the latest 7-series devices. This training also provides a front to back flow for designing with XADC core using the Project Navigator or PlanAhead software tools.